




# FAILURE MECHANISM BASED STRESS TEST QUALIFICATION FOR MULTICHIP MODULES (MCM) IN AUTOMOTIVE APPLICATIONS







**Component Technical Committee** 

# **TABLE OF CONTENTS**

# AEC-Q104 Failure Mechanism Based Stress Test Qualification for Multichip Modules

1	SCOP	E	′
	1.0	Purpose	1
	1.1	Reference Documents	2
	1.2	Definitions	3
2	GENE	RAL REQUIREMENTS	5
	2.1	AEC-Q104 Applicability	
	2.2	AEC-Q104 Objective	
	2.3	Precedence of Requirements	8
	2.4	Use of Generic Data to Satisfy Qualification and Requalification Requirements	8
	2.5	Test Samples	10
	2.6	Definition of Test Failure after Stressing	10
3	QUAL	IFICATION TESTS	11
	3.1	Qualification of a New MCM	
	3.2	Requalification of a Changed MCM11	
4	QUAL	IFICATION AND REQUALIFICATION	12
	4.1	General Tests	
	4.2	MCM Specific Tests	
	4.3	Wearout Reliability Tests	13
Figure	e 4: Qı	ualification Test Flow	14
Table	1: Qu	alification Test Methods	15
Table	2: Prod	cess Change Qualification Guidelines for the Selection of Tests	30
Appen	ndix 1:	MCM Early Life Failure Rate (ELFR)	33
Appen	ndix 2:	Power Cycling Test (A5B)	35
Rovici	on Hist		37

**Component Technical Committee** 

# Acknowledgment

Any document involving a complex technology brings together experience and skills from many sources. The Automotive Electronics Council would especially like to recognize the following significant contributors to the revision of this document:

Maurice Brodeur	Analog Devices Incorporated
Jay Walters	BorgWarner
Keith Edwards	Diodes Incorporated
Gary Fisher	Gentex
Steven Sibrel - [Q104 Team Lead	Harman
and Sponsor]	Паннан
Ulrich Abelein	Infineon Technologies
Ife Hsu	Intel
Banjie Bautista	ISSI
Robert Kinyanjui	John Deere
Tom Lawler [Q104 Team Leader]	Consultant
Mike Buzinski	Microchip Technologies
Sumit Tayal	Micron Technology, Inc.
Melissa Uribe	Micron Technology, Inc.
Rene Rongen	NXP Semiconductors
Zhongning Liang	NXP Semiconductors
Peter Turlo	onsemi
Jeffrey Lockledge	SiriusXM
Allan Webber	Texas Instruments
Thomas Koschmieder	Veoneer

**Component Technical Committee** 

#### NOTICE

AEC documents contain material that has been prepared, reviewed, and approved through the AEC Technical Committee.

AEC documents are designed to serve the automotive electronics industry through eliminating misunderstandings between manufacturers and purchasers, facilitating interchangeability and improvement of products, and assisting the purchaser in selecting and obtaining with minimum delay the proper product for use by those other than AEC members, whether the standard is to be used either domestically or internationally.

AEC documents are adopted without regard to whether or not their adoption may involve patents or articles, materials, or processes. By such action AEC does not assume any liability to any patent owner, nor does it assume any obligation whatever to parties adopting the AEC documents. The information included in AEC documents represents a sound approach to product specification and application, principally from the automotive electronics system manufacturer viewpoint. No claims to be in Conformance with this document shall be made unless all requirements stated in the document are met.

Inquiries, comments, and suggestions relative to the content of this AEC document should be addressed to the AEC Technical Committee on the link http://www.aecouncil.com.

Published by the Automotive Electronics Council.

This document may be downloaded free of charge, however AEC retains the copyright on this material. By downloading this file, the individual agrees not to charge for or resell the resulting material.

Printed in the U.S.A. All rights reserved

Copyright © 2025 by the Automotive Electronics Council. This document may be freely reprinted with this copyright notice. This document cannot be changed without approval from the AEC Component Technical Committee.

**Component Technical Committee** 

# FAILURE MECHANISM BASED STRESS TEST QUALIFICATION FOR MULTI-CHIP MODULES (MCM)

<u>Text enhancements and differences made since the last revision of this document</u> <u>are shown as underlined areas. Several figures and tables have also been revised,</u> <u>but changes to these areas have not been underlined.</u>

<u>Unless otherwise stated herein, the date of implementation of this standard for new qualifications and re-qualifications is as of the publish date above.</u>

#### 1. SCOPE

This document contains a set of failure mechanism based stress tests and defines the minimum stress test driven qualification requirements and references test conditions for qualification of multichip modules (MCM). A single MCM consists of multiple electronic components enclosed in a single package (refer to Section 1.3.5) that perform an electronic function.

This document applies only to MCMs which are designed to be soldered directly to a printed circuit board assembly.

MCM types not included in the scope of this document include the following:

- Two assembly components or MCMs that a Tier 1 / original equipment manufacturers (OEM) assembles onto a system.
- Light Emitting Diodes (LEDs) which are covered <u>completely</u> by the AEC-Q102 <u>Light Emitting Diodes (LEDs)</u>, <u>Discrete Optoelectronic Devices qualification document are not part of the scope of this document. However Discrete Optoelectronic devices which are also considered as MCMs are included in the scope of this document (See AEC-Q102-003 for clarification of what is considered MCM qualification test plan). In addition, Optoelectronic Devices which are included as part of a larger MCM are included in the scope of this document.
  </u>
- Micro Electro-Mechanical System (MEMS) which are covered completely by AEC-Q103-00X
   Qualification documents are not part of the scope of this document. However, MEMS devices
   which are also considered as MCMs are included in the scope of this document. In addition, MEMS
   Devices which are included as part of a larger MCM are included in the scope of this document.
- Power MCMs may require specific considerations and qualification test procedures that are outside
  the scope of this document. A power MCM consists of multiple active power devices (i.e., IGBTs,
  power MOSFETs, diodes) and, if necessary, additional passive devices (e.g. temperature sensors,
  capacitors), which are integrated on a substrate.
- MCMs with exterior connectors that are not soldered to a board or other assembly.

For MCM with embedded firmware, the firmware is considered an integral part of the MCM. As such, it is qualified as part of the overall system methodology, which is dependent on the type of MCM. Standalone qualification of the firmware itself is not in the scope of this document.

With customer agreement, other pertinent qualification data such as, but not limited to, other automotive qualification data, verified reliability numerical modeling or high-volume manufacturing reliability data can be utilized to understand and quantify the MCM qualification test plan.

Use of this document does not relieve the MCM supplier of their responsibility to meet their own company's internal qualification program. In this document, "user" is defined as all customers using a device qualified per this specification. The user is responsible to confirm and validate all qualification data that substantiates conformance to this document. MCM supplier specifies the MCM device temperature operation range in their part information.

**Component Technical Committee** 

# 1.1 Purpose

The purpose of this specification is to determine that a MCM is capable of passing the specified stress tests and thus can be expected to give a certain level of quality/reliability in the application. <u>A MCM design may contain multiple components that are connected within and attached to the MCM. Multiple connections are additional sources for quality and reliability failures in MCMs.</u>

#### 1.2 Reference Documents

Current revision of the referenced documents will be in effect at the date of agreement to the qualification plan. Subsequent qualification plans will automatically use updated revisions of these referenced documents.

#### 1.2.1 Automotive

	AEC-Q100	Failure Mechanism Based Stress Test Qualification for Integrated Circuits
	AEC-Q100-001	Wire Bond Shear Test
	AEC-Q100-001	Human Body Model Electrostatic Discharge Test
	AEC-Q100-004	IC Latch-up Test
	AEC-Q100-005	Non-Volatile Memory Program/Erase Endurance, Data Retention
	7120 0100 000	and Operational Life Test
	AEC-Q100-007	Fault Simulation and Fault Grading
	AEC-Q100-009	Electrical Distribution Assessment
	AEC-Q100-010	Solder Ball Shear Test
	AEC-Q100-011	Charged Device Model (CDM) Electrostatic Discharge (ESD) Test
	AEC-Q101	Failure Mechanism Based Stress Test Qualification for Discrete
		Semiconductors
	AEC-Q102	Failure Mechanism Based Stress Test Qualification for
		Optoelectronic Devices in Automotive Applications
	AEC-Q102-003	Optoelectronic Multichip Modules (OE-MCM)
	AEC-Q103-002	Failure Mechanism Based Stress Test Qualification for Micro Electro-
		Mechanical System (MEMS) Pressure Sensitive Switches
	AEC-Q103-003	Failure Mechanism Based Stress Test Qualification for MEMS
		Microphone Devices
	AEC-Q104-CDC	Certificate of Design and Construction (CDC Template)
	AEC-Q104-QTP	Qualification Test Plan (QTP template)
	AEC-Q200	Stress Test AEC-Q200 Stress Test Qualification for Passive
		Components
	AEC-Q001	Guidelines for Part Average Testing
	AEC-Q002	Guidelines for Statistical Yield Analysis
	AEC-Q003	Guidelines for Characterizing the Electrical Performance
	AEC-Q005	Pb-Free Requirements
	<u>AEC-Q007</u>	Failure Mechanism Based Testing Guidelines for Components
		Mounted to a Printed Board
,	Militory	
	Military	

# 1.2.3 Industrial

MIL-STD-883

MIL-STD-1580

1.2.2

ANSI/ESDA/JEDEC JS-001 ANSI/ESDA/JEDEC Joint Standard for Electrostatic Discharge Sensitivity Testing, Human Body Model (HBM) Component Level

**Test Methods Standard Microelectronics** 

Destructive Physical Analysis for Electronic. Electromagnetic and

**Electromechanical Parts** 

**Component Technical Committee** 

ANSI/ESDA/JEDEC JS-002 ANSI/ESDA/JEDEC Joint Standard for Electrostatic Discharge Sensitivity Testing -Charged Device Model (CDM) - Device Level Foundry Process Qualification Guidelines - Backend of Life (wafer

fab manufacturing sites)

JEDEC JEP001-2A Foundry Process Qualification Guidelines - Front End Transistor

Level (wafer fab manufacturing sites)

JEDEC JEP001-3A Foundry Process Qualification Guidelines - Product Level (wafer

fabrication manufacturing sites)

JEDEC JEP178 Electrostatic Discharge (ESD) Sensitivity Testing – Reporting ESD

Withstand Levels on Datasheets

JEDEC JESD22 series Reliability Test Methods for Packaged Devices Test methods details

are included in Table 1.

JEDEC JESD78 Latch-up

JEDEC JESD89 Measurement and Reporting of Alpha Particle and Terrestrial Cosmic

Ray Induced Soft Errors in Semiconductor Devices

JEDEC JESD89-1 Test Method for Real-time Soft Error Rate

JEDEC JESD89-2 Test Method for Alpha Source Accelerated Soft Error Rate
JEDEC JESD89-3 Test Method for Beam Accelerated Soft Error Rate

IPC/JEDEC J-STD-002 Solderability Test for Component Leads, Terminations, Lugs,

Terminals and Wires

IPC/JEDEC J-STD-020 Moisture/Reflow Sensitivity Classification for Non-hermetic Surface

Mount Devices (SMDs)

IPC/JEDEC J-STD-046 Customer Notification Standard for Product/Process Changes by

**Electronic Product Suppliers** 

IPC/JEDEC-9702 Monotonic Bend Characterization of Board-Level Interconnects

IPC-9701 Performance Test Methods and Qualification Requirements for

Surface Mount Solder Attachments

ISO 16750-4 Road Vehicles – Environmental Conditions and Testing for Electrical

and Electronic Equipment - Part 4: Climatic Loads

SAE J1752/3 Integrated Circuits Radiated Emissions Measurement Procedure

#### 1.3 Definitions

# 1.3.1 AEC Q104 Qualification

Successful completion and documentation of the test results from requirements outlined in this document allows the supplier to claim that the MCM is "AEC-Q104 qualified". For ESD, it is **highly recommended** that the passing voltage be specified in the supplier datasheet with a footnote on any pin exceptions. This will allow suppliers to state, e.g., "AEC-Q104 qualified to ESD Classification 2".

This document focuses only on qualification of the completed MCM component. It does not address the qualification of each subcomponent used to create the MCM. However, MCM manufacturers are encouraged to leverage AEC qualified sub-components, when available, to promote best MCM quality.

#### 1.3.2 AEC Certification

Note that there are no "certifications" for AEC-Q104 qualification and there is no certification board run by AEC to qualify MCM. Each supplier performs their qualification to AEC standards, considers customer requirements, and submits the data to the customer to verify compliance to AEC-Q104.

# 1.3.3 Approval for Use in an Application

"Approval" is defined as customer approval for use of a MCM in their application. The customer's method of approval is beyond the scope of this document.

**Component Technical Committee** 

#### 1.3.4 Assembly Lot

An assembly lot as used in this document is a batch of MCMs that are grouped together through the same process steps (i.e., through the same machines with same material set through completion of the MCM). The assembly lot includes all process and test steps. The same material set includes a traceable combination of multiple sub-component lots. A representative flow is shown in Figure 1 below.




Figure 1: General MCM Manufacturing Process Flow

# 1.3.5 Multichip Module (MCM)

Multiple active and/or passive sub-components interconnected to create a single complex circuit within a single MCM package that is intended for reflow solder attachment to a printed circuit board. Sub-components may be molded and/or unmolded (die) combined into a single hermetic or non-hermetic package. Bare die (unmounted) is outside the scope of this document.

Note: Multi-chip and Multichip are both accepted in the industry literature.

**Component Technical Committee** 

# 1.3.6 MCM Operating Temperature Range

Typical ambient operating temperature ranges for sub-components are defined in AEC-Q100, AEC-Q101, <u>AEC-Q102</u>, <u>AEC-Q103X</u> and <u>AEC-Q200</u>. Supplier shall document the specific operating temperature range for the MCM in their datasheet and qualification report.

# 1.3.7 Process Capability Index Measurement (Cpk)

Refer to AEC-Q003 Characterization to understand how the Cpk measures will be used in this standard.

#### 1.3.8 Subcomponent

A subcomponent is any element – integrated circuit, discrete, passive, printed circuit board or interconnect – included in the MCM construction.

#### 1.3.9 System in a Package (SiP)

A System in Package (SiP) is an assembly of electronic components and associated interconnection in a package configuration that is also intended to be used as a single die package assembly. Therefore, it can be qualified within the scope of AEC-Q100 per Section 2.1. An example of a SiP is multiple die in a BGA package, where the die are assembled in a stacked or side-by-side configuration.

## 1.3.10 The Use of Non-Automotive Subcomponents

The use of automotive qualified stand-alone subcomponents, which can be soldered, glued or mounted elsewise on a substrate, is recommended. The use of non-automotive subcomponents is to be declared in the CDC document.

# 2. GENERAL REQUIREMENTS

# 2.1 AEC-Q104 Applicability

The ratings of each subcomponent used in the MCM construction should meet or exceed the MCM ratings, including the operating temperatures used by the end user application. The selected subcomponent should be capable to withstand the temperature, voltage, current, etc. of the MCM, and operate after final testing without degradation.

Use this document for MCMs that cannot be qualified completely using one of the following:

- AEC-Q100 Failure Mechanism Based Stress Test Qualification for Integrated Circuits
- AEC-Q101 Failure Mechanism Based Stress Test Qualification for Discrete Semiconductors
- <u>AEC-Q102 Failure Mechanism Based Stress Test Qualification for Optoelectronic Devices in</u> Automotive Applications
- AEC-Q102-003 Optoelectronic Multichip Modules (OE-MCM)
- AEC-Q103-002 Failure Mechanism Based Stress Test Qualification for MEMS Pressure Sensitive Switches
- <u>AEC-Q103-003 Failure Mechanism Based Stress Test Qualification for MEMS Microphone Devices</u>
- AEC-Q200 Stress Test Qualification for Passive Components

When feasible, the reliability test methods and qualification plans for MCM can leverage the existing guidelines established in AEC-Q100, AEC-Q101, or AEC-Q200. However, additional testing per AEC-Q104 Group H must be performed, see Figure 2 below. In addition, if the MCM is tested per AEC-Q102, AEC-Q103-002 or AEC-Q103-003 (or additional AEC specifications that are issued in the future) the

**Component Technical Committee** 

qualification tests that are done at the MCM level can also be used to provide surrogate data for qualification, as applicable, per Figure 2. Feasibility is based mainly on MCM complexity, technology, and/or package type, but consideration with respect to cost can be applicable with customer agreement. This document focuses only on qualification of the completed MCM component. It does not address the qualification of each sub-component used to create the MCM. However, MCM manufacturers are encouraged to leverage AEC qualified sub-components, when available, to promote best MCM quality.

The MCM qualification plan is based on .the AEC-Q104 test flow and methods described in this document . Note the decisions in Figure 2 below are at the MCM level not subcomponent level.




Figure 2: Qualification test method options for the MCM

The AEC-Q104 tests including Test Group H are the starting point for MCM Qualification planning.

Note: This Qualification testing is at the completed MCM level not at the subcomponent level.

**Component Technical Committee** 

# 2.2 AEC-Q104 Objective

These tests are capable of stimulating and precipitating semiconductor device and package failures. The objective is to stimulate / precipitate failures in an accelerated manner compared to application conditions. This set of tests should not be used indiscriminately. Each qualification project should be examined for:

- a. Any potential new and unique failure mechanisms as determined through a Failure Mode Effects Analysis (FMEA).
- b. Any situation where these tests/conditions may induce failures that would not be seen in the application.
- c. Any extreme use condition and/or application that could adversely reduce the acceleration and, therefore, lifetime coverage of the stress test.

Use of this document does not relieve the supplier of their responsibility to meet their own company's internal qualification program.

In this document, "user" is defined as all customers using a MCM qualified per this specification. The user is responsible to confirm and validate all qualification data that substantiates conformance to this document.

Supplier should document ambient operating temperature range for the MCM per Section 1.3.6.

# 2.3 Precedence of Requirements

In the event of conflict in the requirements of this standard and those of any other documents, the following order of precedence applies:

- a. The purchase order (or master purchase agreement terms and conditions)
- b. The (mutually agreed) individual device specification
- c. This document
- d. The reference documents in Section 1.2 of this document
- e. The supplier's data sheet

For the MCM to be considered a qualified part per this specification, the purchase order and/or the individual MCM specification cannot waive or detract from the requirements of this document.

#### 2.4 Use of Generic Data to Satisfy Qualification and Requalification Requirements

#### 2.4.1 Definition of Generic Data

For simple MCMs (i.e., an encapsulated plastic MCM) that can be qualified by AEC-Q100, AEC-Q101, or AEC-Q200, use those documents for the definition of generic data.

The use of generic data to simplify the qualification process is strongly encouraged. Generic data can be submitted to the user as soon as it becomes available to determine the need for any additional testing. To be considered, the generic data must be based on a matrix of specific requirements associated with each characteristic of the MCM and manufacturing process. If the generic data contains any failures, the data is not usable as generic data unless the supplier has documented and implemented corrective action or containment for the failure condition that is acceptable to the user.

As defined by other AEC documents, parametric drift measurements may be required for some tests. If the product specification or AEC specification has more stringent tests or additional tests than as defined in Table 1 they should be added to or substituted into the Module Qualification tests, as applicable.

**Component Technical Committee** 

It is the supplier's responsibility to present rationale for why any of the recommended tests need not be performed.

The data on silicon with known fab process identification (i.e., internal fab site) is valid. For third party silicon where the fab process is not known, the supplier must rely on the subcomponent manufacturer to provide "fab" data. There are no hard and fast rules but a set of general guidelines can be generated.

Recommended guidelines for grouping of similar MCMs for the purpose of generic reliability data are as follows:


MCMs may leverage generic reliability data from:

- MCMs with the same substrate base material (laminate) type, trace metal & trace plating. A significant change to the substrate, such as a change to the schematic, is considered a fundamental change to the MCM and requires extensive re-evaluation.
- MCMs with the same or greater number of printed circuit board layers.
- MCMs with the same or smaller feature size of substrate or printed circuit board.
- MCMs with the same outer configuration package/lid/housing.
- MCMs with the same series or types of subcomponents including integrated circuits, discrete and passive elements.
- MCMs with silicon from known same fab processes.
- MCMs with the same assembly process materials such as solder, adhesives, epoxies, under-fill
  and encapsulant.
- MCMs assembled at the same assembly subcontractor qualified for the given technology to be qualified.

# 2.4.2 Acceptance of Generic Data

Use the diagram below for appropriate sources of reliability data that can be used. This data must come from the specific part or a MCM in the same qualification family. Potential sources of data could include any customer specific data (withhold customer name), process change qualification, and periodic reliability monitor data (see Figure 3).

**Component Technical Committee** 



Note: Some process changes (e.g., die shrink) will affect the use of generic data such that data obtained before these types of changes will not be acceptable for use as generic data.

Figure 3: Generic Data Acceptance Considerations

**Component Technical Committee** 

# 2.5 Test Samples

# 2.5.1 Lot Requirements

Test samples shall consist of a representative MCM from the qualification family. Where multiple lot testing is required due to a lack of generic data, test samples as indicated in Table 1 should be composed of approximately equal numbers from non-consecutive sub-component lots, assembled in non-consecutive molding lots. That is, they should be separated in the fab or assembly process line by at least one non-qualification lot. Any deviation from the above requires technical explanation from the supplier. It is recommended that lots are separated by at least one calendar week.

# 2.5.2 Production Requirements

All qualification MCMs shall be produced on tooling and processes at the manufacturing site that will be used to support MCM deliveries at production volumes. Other electrical test sites may be used for electrical measurements after having met the same qualification requirements.

#### 2.5.3 Reusability of Test Samples

MCMs that have been used for nondestructive qualification tests may be used to populate other qualification tests. MCMs that have been used for destructive qualification tests may not be used any further except for engineering analysis.

## 2.5.4 Sample Size Requirements

Sample sizes used for qualification testing and/or generic data submission must be consistent with the specified minimum sample sizes and acceptance criteria in Table 1.

If the supplier elects to use generic data for qualification, the specific test conditions and results must be recorded and available to the user. Existing applicable generic data should first be used to satisfy these requirements and those of Section 2.3 for each test requirement in Table 1. MCM specific qualification testing should be performed if the generic data does not satisfy these requirements.

# 2.5.5 Pre- and Post-stress Test Requirements

End-point test temperatures (e.g., room, hot and/or cold) are specified in the "Additional Requirements" column of Table 1 for each test.

# 2.6 Definition of Test Failure after Stressing

Test failures are defined as those MCMs not meeting the individual MCM specification, criteria specific to the test, or the supplier's data sheet, in the order of significance as defined in Section 2.3. Any MCM that shows external physical damage affecting form, fit and function of the final product shipped or attributable to the environmental test is also considered a failure. If the cause of failure is due to mishandling during stressing or testing such as EOS or ESD, or some other cause unrelated to the component reliability, the failure shall be discounted, but reported as part of the data submission.

**Component Technical Committee** 

# 3. QUALIFICATION AND REQUALIFICATION

#### 3.1 Qualification of a New MCM

The stress test requirements for qualification of a new MCM is shown in Figure 4 with the corresponding test conditions defined in Table 1. For each qualification, the supplier must have data available for all of these tests, whether it is stress test results on the MCM to be qualified or acceptable generic data. A review shall also be made of other MCMs in the same generic family to ensure that there are no common failure mechanisms in that family. Justification for the use of generic data, whenever it is used, must be demonstrated by the supplier and approved by the customer.

For each MCM qualification, the supplier must have available the following:

- Certificate of Design <u>and</u> Construction. The AEC-Q104 CDC Template is available from the AEC website at http://www.aecouncil.com.
- Stress Test Qualification data (see Table 1)
- Data indicating the level of fault grading of the software / firmware used for qualification (when applicable to the MCM type) per AEC-Q100-007 that will be made available to the customer upon request.

An AEC-Q104 Qualification Test Plan (QTP) template, to aid in qualification planning, is available from the AEC website at http://www.aecouncil.com.

# 3.2 Requalification of a Changed MCM

Requalification of a MCM is required when the supplier makes a change to the product and/or process that impacts (or could potentially impact) the form, fit, function, quality and/or reliability of the MCM (see Table 2 for guidelines).

There are a variety of different changes to a MCM:

- The least impact would be a qualified subcomponent change with no change in the critical characteristics of the subcomponent. For a simple non-risk change, a simple confirmation of the operating characteristics of the MCM is sufficient.
- If critical characteristics change (e.g., the device creates more heat, its resistance changes, etc.), then a more thorough evaluation is necessary.
- If it is a significant change to the substrate, such as a change to the schematic, it is a fundamental change to the MCM and requires extensive re-evaluation.
- If the change to the substrate is a minor change in manufacturing, less evaluation is possible.

#### 3.2.1 Process Change Notification

The supplier will meet IPC/JEDEC J-STD-046 or agreed user requirements for product/process changes.

# 3.2.2 Changes Requiring Requalification

As a minimum, any change that is within customer change requirements or any major change to the MCM affecting form, fit and function requires performing the applicable tests listed in Table 1, using Table 2 to determine the requalification test plan. Table 2 should be used as a guide for determining which tests are applicable to the qualification of a particular change or whether equivalent generic data can be submitted for that test(s).

**Component Technical Committee** 

# 3.2.3 Criteria for Passing Requalification

All requalification failures shall be analyzed for root cause. Only when corrective and preventative actions are in place, the MCM may then be considered AEC-Q104 qualified again.

# 3.2.4 User Approval

A change may not affect a MCM's operating temperature range, but may affect its performance in an application. Individual user authorization of a process change will be required for that user's particular application(s), and this method of authorization is outside the scope of this document.

# 3.2.5 Qualification of a MCM Requiring Pb-Free Board Attach

Added requirements needed to address the special quality and reliability issues that arise when Lead (Pb)-Free processing is utilized is specified in AEC-Q005 Pb-Free Requirements. Materials used in Pb-Free processing include the termination plating and the board attach (solder). These materials usually require higher board attach temperatures to yield acceptable solder joint quality and reliability. These higher temperatures may affect the moisture sensitivity level of plastic packaged semiconductors. As a result, new, more robust mold compounds may be required. If an encapsulation material change is required to provide adequate robustness for Pb-Free processing of the MCM, the supplier should refer to the process change qualification requirements in this specification. Preconditioning should be performed at the Pb-Free reflow classification temperatures described in IPC/JEDEC J-STD-020 Moisture/Reflow Sensitivity Classification for Non-Hermetic Solid State Surface Mount Devices before environmental stress tests.

#### 4. QUALIFICATION TESTS

#### 4.1 General Tests

Test flows are shown in Figure 4 and test details are given in Table 1. Not all tests apply to all MCMs. For example, certain tests apply only to ceramic packaged MCMs, others apply only to MCMs with NVM, and so on. The applicable tests for the particular MCM type are indicated in the "Note" column of Table 1. The "Additional Requirements" column of Table 1 also serves to highlight test requirements that supersede those described in the referenced test method. Any unique qualification tests or conditions requested by the user and not specified in this document shall be negotiated between the supplier and user requesting the test.

#### Note: Sequential Testing

The general tests listed in Figure 4 and Table 1 are a single stress test methodology or industry recognized sequential tests such preconditioning before temperature cycling. Sequential testing, where (usually) two different stress methods are executed in a sequence are a common requirement to the Tier 1 from the OEM customer. However, sequential testing as a requirement by the component user (Tier 1) to the component supplier (Tier 2) has not found broad use. Sequential testing in addition to the AEC listed stress tests is permissible as required by a customer or internal supplier qualification processes.

**Component Technical Committee** 

# 4.2 MCM Specific Tests

The following tests must be performed on the specific MCM. Generic data is not allowed for these tests.

- Electrostatic Discharge (ESD) All product MCMs.
- Latch-up (LU) All MCMs that include active sub-components. See JESD78 appendix for details.
- 3. Electrical Distribution The supplier must demonstrate, over the operating temperature range, voltage, and frequency, that the MCM is capable of meeting the parametric limits of the MCM specification. This data must be taken from at least three lots, or one matrixed (or skewed) process lot, and must represent enough samples to be statistically valid, see AEC-Q100-009. It is strongly recommended that the final test limits be established using AEC-Q001 Guidelines for Part Average Testing.

# 4.3 Wearout Reliability Tests

Testing for the failure mechanisms listed below must be available to the user whenever a new technology or material relevant to the appropriate wearout failure mechanism is to be qualified. The data, test method, calculations, and internal criteria need not be demonstrated or performed on the qualification of every new MCM, but should be available to the user upon request.

- Electromigration
- Time-Dependent Dielectric Breakdown (or Gate Oxide Integrity Test) for all MOS technologies
- Hot Carrier Injection for all MOS technologies below 1 micron
- Bias Temperature Instability
- Stress Migration




Figure 4: Qualification Test Flow

**Component Technical Committee** 

# **Table 1: Qualification Test Methods**

Table 1 is applicable to all MCMs in the scope of this document but unique technologies such as LED and MEMS may require additional tests. See the test requirements for details in Figure 2.

	TEST GROUP A – ACCELERATED ENVIRONMENT STRESS TESTS													
STRESS	ABV	#	LEVEL TO TEST	NOTES	SAMPLE SIZE / LOT	NUMBER OF LOTS	ACCEPT CRITERIA	TEST METHOD	ADDITIONAL REQUIREMENTS					
Preconditioning	PC	A1	Apply to MCM	P, B, S, N, G	Per AEC- Q100/Q101/Q200 minimum 30/lot or negotiated with Customer	3	0 Fails	IPC/JEDEC J-STD-020 JEDEC JESD22-A113	Performed on surface mount MCMs only. PC performed before THB/HAST, AC/UHST/TH, TC, and PTC stresses. It is recommended that J-STD-020 be performed to determine what preconditioning level to perform in the actual PC stress per JESD22-A113. The minimum acceptable level for qualification is level 3 per JESD22-A113. Where applicable, preconditioning level and peak reflow temperature must be reported when preconditioning and / or MSL is performed. Delamination from the die surface in JESD22-A113/J-STD-020 is acceptable if the MCM passes the subsequent qualification tests. Any replacement of MCM must be reported. TEST before and after PC at room temperature.					
Temperature- Humidity-Bias or Biased HAST	THB or HAST	A2	Apply to MCM	P, D, G	Per AEC- Q100/Q101/Q200 minimum 30/lot or negotiated with Customer	3	0 Fails	JEDEC JESD22-A101 or A110	For surface mount MCMs, PC before THB (85°C/85%RH for 1000 hours) or HAST (130°C/85%RH for 96 hours, or 110°C/85%RH for 264 hours). TEST before and after THB or HAST at room and hot temperature.					
Autoclave or Unbiased HAST or Temperature- Humidity (without Bias)	AC or UHST or TH	А3	Apply to MCM	P, B, D, G	Per AEC- Q100/101/Q200 minimum 30/lot or negotiated with Customer	3	0 Fails	JEDEC JESD22-A102, A118, or A101	For surface mount MCMs, PC before AC (121°C/15psig for 96 hours) or unbiased HAST (130°C/85%RH for 96 hours, or 110°C/85%RH for 264 hours). For MCMs sensitive to high temperatures and pressure (e.g., BGA and complex MCMs), PC followed by TH (85°C/85%RH) for 1000 hours may be substituted. TEST before and after AC, UHAST or TH at room temperature.					

**Table 1: Qualification Test Methods (continued)** 

	TEST GROUP A – ACCELERATED ENVIRONMENT STRESS TESTS (CONTINUED)													
STRESS	ABV	#	LEVEL TO TEST	NOTES	SAMPLE SIZE / LOT	NUMBER OF LOTS	ACCEPT CRITERIA	TEST METHOD	ADDITIONAL REQUIREMENTS					
Temperature Cycling	тс	A4	Apply to MCM	D, G	Per AEC- Q100/Q101/Q200 minimum 30/lot or negotiated with Customer	3	0 Fails	JEDEC JESD22-A104	For surface mount MCMs, PC before TC.  1000 cycles across ambient operating temperature range.  TEST before and after TC at hot temperature. For encapsulated packages, include pre- and post-Acoustic Microscopy (see AM).  Note: At the MCM level, "fast TC" that is quick transition between hot maximum to cold minimum cycling can be referred to as a "Thermal Shock" (similar to MIL-STD-883, test method 1010).  After completion of TC, decap five MCMs from one lot and perform WBP and WBS tests on corner bonds (2 bonds per corner) and one mid-bond per side on each device. See AEC-Q100 Appendix 3 for preferred decap procedure to minimize damage and false data. The WBP and WBS failure modes observed must be reviewed with the failure modes observed before TC stress.					
High Temperature Storage Life	HTSL	A6	Apply to MCM	D, G, K	Per AEC- Q100/Q101/Q200 minimum 30/lot or negotiated with Customer	1	0 Fails	JEDEC JESD22-A103	1000 hours at max ambient storage temperature.  Note: Not an operation use.  TEST before and after HTSL at room and hot temperature.					

**Table 1: Qualification Test Methods (continued)** 

			TEST (	GROUP A	- ACCELERA	TED ENVIRO	NMENT STRE	SS TESTS (CON	TINUED)
STRESS	ABV	#	LEVEL TO TEST	NOTES	SAMPLE SIZE / LOT	NUMBER OF LOTS	ACCEPT CRITERIA	TEST METHOD	ADDITIONAL REQUIREMENTS
Power Temperature	PTC	A5A	Apply to MCM	D, G	Per AEC- Q100/Q101/Q200 minimum 30/lot or negotiated with Customer	1	0 Fails	JEDEC JESD22-A105	PC before PTC for surface mount devices.  Test required on MCM only if  thermal management structure/materials are used for deliberate heat transfer from a subcomponent within the MCM to the housing of the MCM or the MCM datasheet requires/recommends heat transfer management;  the MCM is a MCM meant to regulate (not only sense) voltage/current, directly drive load, or purposefully control current;  or  maximum power dissipation results in internal heating (ΔT <sub>J</sub> ) of a subcomponent or MCM ≥ 40 °C (determined from thermal model or empirically)  1000 cycles across ambient operating temperature range.  Thermal shut-down shall not occur during this test.  TEST before and after PTC at room and hot temperature.
Cycling  Or  Power Cycling Test (PCT)	<u>PCT</u>	<u>A5B</u>	Apply to MCM	<u>D, G</u>	Per AEC- Q100/Q101/Q200 minimum 30/lot or negotiated with Customer	1	Report Failures and Failure Mechanisms	<u>JEDEC</u> <u>JESD22-A122</u>	PC before PCT for surface mount devices.  Test required on MCM only if  thermal management structure/materials are used for deliberate heat transfer from a subcomponent within the MCM to the housing of the MCM or the MCM datasheet requires/recommends heat transfer management;  the MCM is meant to regulate (not only sense) voltage/current, directly drive load, or purposefully control current;

**Table 1: Qualification Test Methods (continued)** 

	TEST GROUP B – ACCELERATED LIFETIME SIMULATION TESTS													
STRESS	ABV	#	LEVEL TO TEST	NOTES	SAMPLE SIZE / LOT	NUMBER OF LOTS	ACCEPT CRITERIA	TEST METHOD	ADDITIONAL REQUIREMENTS					
High Temperature Operating Life	HTOL	B1	Apply to MCM	D, G, K, <u>M</u>	Per AEC- Q100/Q101/Q200 minimum 30/lot or negotiated with Customer	3	0 Fails	JEDEC JESD22-A108	1000 hours at maximum ambient operating temperature.  Voltage at Vcc maximum.  TEST before and after HTOL at room, cold, and hot temperature, in that order.					
Early Life Failure Rate	ELFR	B2	Apply to MCM	N, G	231	1	0 Fails	See appendix 1 in this document	48 hours at maximum ambient operating temperature.  Voltage at Vcc maximum.  The electrical verification testing needs to be completed within 48 hours of the end of stress. MCM that pass this stress can be used to populate other stress tests. Generic data is applicable. TEST before and after ELFR at room temperature.  See Appendix 1 for details.					
NVM Endurance, Data Retention, and Operational Life	EDR	В3	MCM or Individual sub- component level per AEC-Q100	D, G, K	Per AEC-Q100 minimum 30/lot or negotiated with Customer	3	0 Fails	AEC Q100-005	TEST per AEC-Q100 requirements.  Note for memory cells that may be sensitive to X-rays, an X-ray stress may be applicable.  For controller-firmware-managed MCMs, the endurance and operating life portions can be performed in MCM qualification according to AEC Q100-005. Data retention can be performed on the individual components in accordance with AEC-Q100.					

**Table 1: Qualification Test Methods (continued)** 

TEST GROUP C - PACKAGE ASSEMBLY INTEGRITY TESTS													
STRESS	ABV	#	LEVEL TO TEST	NOTES	SAMPLE SIZE / LOT	NUMBER OF LOTS	ACCEPT CRITERIA	TEST METHOD	ADDITIONAL REQUIREMENTS				
Wire Bond Shear	WBS	C1	Apply to Wires Within MCM	D, G	30 bonds from a minimum of 5 devices.  Samples from each wire to subcomponent bond type in the MCM construction is to be sampled. Each bond wire composition, wire diameter and silicon metal interface can generate a unique bond structure. Duplicate wire bond structures need not be sampled.		C <sub>PK</sub> >1.67 <u>as</u> <u>built</u> [Note: after TC no failure <u>modes</u> <u>change</u> ]	AEC Q100-001 AEC Q003	At appropriate time interval for each bonder to be used.  Note: Wire Bond Shear is not required for wire bonds that have been previously qualified inside a package. The intent is to evaluate additional wire bonds produced during the manufacture of the MCM.				
Wire Bond Pull	WBP	C2	Apply to Wires within MCM	D, G			C <sub>PK</sub> >1.67 as built [Note: after TC no failure modes change]	MIL-STD-883 Method 2011 AEC Q003	Condition C or D.  Note: Wire Bond Pull/Wire Shear is not required for wire bonds that have been previously qualified inside a package. The intent is to evaluate additional wire bonds produced during the manufacture of the MCM.				
Solderability MCM External Leads	SD	С3	Apply to External Leads / Balls of MCM	D, G	15	1	Per JEDEC J-STD-002	JEDEC J-STD-002	SD test needs to be performed on MCMs samples in fina shipment state with ALL normal processing steps included If burn-in screening is normally performed on the MCM before shipment, samples for the SD test must undergo burn in or receive equivalent high temperate bake.  Note there are circumstances that the Board Leve Reliability testing per IPC-9701 or AEC-Q007 can replace this test.				
Physical Dimensions	PD	C4	Apply to MCM	D, G	10	3	C <sub>PK</sub> >1.67	JEDEC JESD22-B100 and B108 AEC Q003	See applicable JEDEC standard outline and/or individua MCM spec for significant dimensions and tolerances.				
Solder Ball Shear	SBS	C5	Apply to External MCM Solder Balls	В	5 balls each from a min. of 10 MCM	3	C <sub>PK</sub> >1.67	JEDEC JESD22-B117	Precondition per JESD22-A113.				
Lead Integrity	LI	C6	Apply to MCM Leads / Pins	D, G	10 leads from each of 5 MCMs	1	No lead breakage or cracks	JEDEC JESD22-B105	Not required for surface mount MCMs. Only required for through-hole MCM.				

**Component Technical Committee** 

	TEST GROUP C - PACKAGE ASSEMBLY INTEGRITY TESTS												
STRESS	ABV	#	LEVEL TO TEST	NOTES	SAMPLE SIZE / LOT	NUMBER OF LOTS	ACCEPT CRITERIA	TEST METHOD	ADDITIONAL REQUIREMENTS				
X-Ray	XRAY	C7	Apply to MCM		5 MCM for each lot	1			Required to document MCM construction. Not a qualification test.				
Acoustic Microscopy	АМ	C8	Apply to MCM	Р	10 MCM for each lot	3			Only required for surface mount MCMs that have monolithic construction as included in IPC/JEDEC J-STD-020. Perform delamination check after TC. AM with 10 samples per lot. Delamination is not allowed, if it occurs in the area of wire bond interconnects or if it changes the thermal behavior of the MCM in a way, that it is out of specification.				

**Component Technical Committee** 

	TEST GROUP D - DIE FABRICATION RELIABILITY TESTS													
STRESS	ABV	#	LEVEL TO TEST	NOTES	SAMPLE SIZE / LOT	NUMBER OF LOTS	ACCEPT CRITERIA	TEST METHOD	ADDITIONAL REQUIREMENTS					
Electromigration	ЕМ	D1	Apply to Die					JEDEC JEP001	Consult with supplier on its wafer level process characterization and/or die-level qualification data (test method, sampling, criteria).					
Time Dependent Dielectric Breakdown	TDDB	D2	Apply to Die					JEDEC JEP001	Consult with supplier on its wafer level process characterization and/or die-level qualification data (test method, sampling, criteria).					
Hot Carrier Injection	нсі	D3	Apply to Die					JEDEC JEP001	Consult with supplier on its wafer level process characterization and/or die-level qualification data (test method, sampling, criteria).					
Bias Temperature Instability	ВТІ	D4	Apply to Die					JEDEC JEP001	Consult with supplier on its wafer level process characterization and/or die-level qualification data (test method, sampling, criteria). Note: Positive bias may be applicable as well.					
Stress Migration	SM	D5	Apply to Die					JEDEC JEP001	Consult with supplier on its wafer level process characterization and/or die-level qualification data (test method, sampling, criteria).					

**Component Technical Committee** 

	TEST GROUP E – ELECTRICAL VERIFICATION TESTS													
STRESS	ABV	#	LEVEL TO TEST	NOTES	SAMPLE SIZE / LOT	NUMBER OF LOTS	ACCEPT CRITERIA	TEST METHOD	ADDITIONAL REQUIREMENTS					
Pre- and Post-Stress Function/Parameter	TEST	E1	Apply to MCM	N, G	All	All	0 Fails	Test program to supplier data sheet or user specification	Test is performed as specified in the applicable stress reference and the additional requirements.  All electrical tests before and after the qualification stresses are performed within the MCM specification and temperature range values.					
Electrostatic Discharge Human Body Model	нвм	E2	Apply to MCM	D	See Test Method	1	Target: 0 Fails 1000V (Classification 1C or better)	AEC Q100-002 or ANSI/ ESDA/ JEDEC JS-001	TEST before and after ESD at room and hot temperature.  MCM shall be classified according to the maximum withstand voltage level.  HBM < 1000V require customer notification.  Report results per JEP178 in product data sheet or qualification report.					
Electrostatic Discharge Charged Device Model	СДМ	E3	Apply to MCM	D	See Test Method	1	Target: 0 Fails Test Condition 250 (Classification C1 or better)	AEC Q100-011 or ANSI/ESDA/ JEDEC JS-002	TEST before and after ESD at room and hot temperature.  MCM shall be classified according to the maximum withstand Test Condition voltage level.  CDM < Test Condition 250 requires customer notification.  Report results per JEP178 in product data sheet or qualification report.  * Note: Test condition refers to the tester plate voltage that meets the waveform parameter requirements per AEC Q100-011D and ANSI/ESDA/JEDEC JS-002 to make different CDM tester hardware comparable.					

**Table 1: Qualification Test Methods (continued)** 

	TEST GROUP E – ELECTRICAL VERIFICATION TESTS (CONTINUED)													
STRESS	ABV	#	LEVEL TO TEST	NOTES	SAMPLE SIZE / LOT	NUMBER OF LOTS	ACCEPT CRITERIA	TEST METHOD	ADDITIONAL REQUIREMENTS					
Latch-Up	LU	E4	Apply to Active Devices	D	See Test Method	1	0 Fails	AEC Q100-004 JESD78	TEST before and after LU at room and hot temperature. See JESD78 applicability for pins to be Latch-up tested at device level.					
Electrical Distributions	ED	E5	Apply to MCM Function	D	30	3	Where applicable, C <sub>PK</sub> >1.67	AEC Q100-009 AEC Q003	Supplier and user to mutually agree upon electrical parameters to be measured and accept criteria. TEST at room, hot, and cold temperature.					
Fault Grading	FG	E6	Apply to MCM Function				AEC Q100- 007 unless otherwise specified	AEC Q100-007	For production testing, see Q100-007 for test requirements. In a controller-managed MCM, FG of the controller covers the MCM.					
Characterization	CHAR	E7	Apply to MCM Function					AEC Q003	Characterization over MCM data sheet voltage / temperatures for critical performance parameters.					
Electromagnetic Compatibility	EMC	E8	Apply to MCM Function		1	1		SAE J1752/3 – Radiated Emissions	This test and its accept criteria are per agreement between user and supplier on a case-by-case basis. See AEC-Q100 Appendix 5 for details.					
Soft Error Rate	SER	E9	Apply to MCM or can be extrapolated from sub- component data	D, G	3	1		JEDEC Un-accelerated: JESD89-1 or Accelerated: JESD89-2 & JESD89-3	Applicable to MCM with SRAM and or/ DRAM based memory sizes ≥ 1 Mbits. Either test option (unaccelerated or accelerated) can be performed, in accordance to the referenced specifications. For controller-managed MCMs, the MCM fail rate can be determined from sub-component data (un-accelerated or accelerated) taking into account the ability of the firmware/controller to mask failures. This test and accept criteria are per agreement between user and supplier on a case-by-case basis. Final test report shall include detailed test facility location and altitude data.					
Lead (Pb) Free	LF	E10	Apply to MCM	L	See Test Method	See Test Method	See Test Method	AEC-Q005	Applicable to ALL Pb-Free MCM.					

**Table 1: Qualification Test Methods (continued)** 

					TEST GROU	P F – DEFECT	SCREENING	S TESTS	
STRESS	ABV	#	LEVEL TO TEST	NOTES	SAMPLE SIZE / LOT	NUMBER OF LOTS	ACCEPT CRITERIA	TEST METHOD	ADDITIONAL REQUIREMENTS
Part Average Testing	PAT	F1	Apply to Individual Sub- components or MCM Function					AEC Q001	These tests are intended for MCMs in production.
Statistical Bin/Yield Analysis	SBA	F2	Apply to Individual Sub- components or MCM Function					AEC Q002	The supplier must perform some variant of PAT and SBA that meets the intent of the guideline.
				TE	ST GROUP G	- CAVITY MO	DULE INTEG	RITY TESTS	
STRESS	ABV	#	LEVEL TO TEST	NOTES	SAMPLE SIZE / LOT	NUMBER OF LOTS	ACCEPT CRITERIA	TEST METHOD	ADDITIONAL REQUIREMENTS
Mechanical Shock	MS	G1	Apply to MCM	H, D, G	15	1	0 Fails	JEDEC JESD22-B110	Y1 plane only, 5 pulses, 0.5 msec duration, and 1500 g peak acceleration. TEST before and after at room temperature.
Variable Frequency Vibration	VFV	G2	Apply to MCM	H, D, G	15	1	0 Fails	JEDEC JESD22-B103	20 Hz to 2 KHz to 20 Hz (logarithmic variation) in >4 minutes, 4X in each orientation, 50 g peak acceleration. TEST before and after at room temperature.
Constant Acceleration	CA	G3	Apply to MCM	H, D, G	15	1	0 Fails	MIL-STD-883 Method 2001	Y1 plane only, 30 K g-force for <40 pin packages, 20 K g-force for 40 pins and greater. TEST before and after at room temperature.
Gross/Fine Leak	GFL	G4	Apply to MCM	H, D, G	15	1	0 Fails	MIL-STD-883 Method 1014	Any single-specified fine test followed by any single- specified gross test. For hermetic sealed packaged cavity MCMs only.
Mechanical Shock Cavity Device Drop	DROP	G5	Apply to MCM	H, D, G	5	1	0 Fails	JEDEC JESD22-B110	A MCM shall be defined as a failure if hermeticity requirements cannot be demonstrated. Mechanical damage, such as cracking, chipping or breaking of the package will also be considered a failure provided such damage was not caused by fixturing or handling and the damage is critical to MCM performance in the specific application.
Lid Torque	LT	G6	Apply to MCM	H, D, G	5	1	0 Fails	MIL-STD-883 Method 2024	For ceramic packaged cavity MCMs.

**Component Technical Committee** 

	TEST GROUP G - CAVITY MODULE INTEGRITY TESTS (CONTINUED)														
STRESS	ABV	#	LEVEL TO TEST	NOTES	SAMPLE SIZE / LOT	NUMBER OF LOTS	ACCEPT CRITERIA	TEST METHOD	ADDITIONAL REQUIREMENTS						
Die Shear	DS	G7	Apply to Die	H, D, G	5	1	0 Fails	MIL-STD-883 Method 2019	To be performed before cap/seal for all cavity MCMs.						
Internal Water Vapor	IWV	G8	Apply to MCM	H, D, G	5	1	0 Fails	MIL-STD-883 Method 1018	For hermetically sealed packaged cavity MCMs only.						

**Table 1: Qualification Test Methods (continued)** 

					TEST GROU	P H -MODUL	E SPECIFIC T	ESTS	
STRESS	ABV	#	LEVEL TO TEST	NOTES	SAMPLE SIZE / LOT	NUMBER OF LOTS	ACCEPT CRITERIA	TEST METHOD	ADDITIONAL REQUIREMENTS
Board Level Reliability	BLR	H1	Apply to MCM	D, G	Per IPC-9701 accepted  Or  Per AEC-Q007 recommended	1	Report initial failure and 50% failure cycles per IPC-9701	IPC-9701  Chose the TC level and NTC requirements based on intended use environment  Or  AEC-Q007	Temperature cycling test, state the used IPC-9701 test condition. Note: the TC cycle condition used needs to align with the MCM expected use condition (e.g., an under the hood use may dictate a TC3 or TC4). Likewise the number of thermal cycles (NTC) needs to align with the intended use environment. The ramp rate, dwell time, and test duration defined per IPC-9701. The MCM may be used in lieu of the IPC-9701 daisy chain requirement if the MCM corner solder attachments and a representable sample outer rows and solder attachments under or near major die locations can be electrically measured.  AEC-Q007-001 defines test method criteria
Low Temperature Storage Life	LTSL	H2	Apply to MCM	H, P, B, D, G, K	Per Q100/Q101/Q200 minimum 30/lot or negotiated with Customer	1	0 Fails	JEDEC JESD22-A119	1000 hours at minimum ambient storage temperature.  Test after LTSL at the MCM data sheet (low, high and room temperature) temperatures.

					TEST GROU	P H -MODUL	E SPECIFIC T	ESTS	
STRESS	ABV	#	LEVEL TO TEST	NOTES	SAMPLE SIZE / LOT	NUMBER OF LOTS	ACCEPT CRITERIA	TEST METHOD	ADDITIONAL REQUIREMENTS
Start Up and Temperature Steps	STEP	НЗ	Apply to MCM		5 MCMs	1	0 Fails	ISO 16750-4	Start up and Temperature Steps tests are combined in this test.  Startup occurs first. The module is cooled down unpowered and stabilized at the lowest operating temperature and then turned on to check for any issue with functionality or performance. This process is repeated at the maximum rated operating temperature.  The Temperature Steps portion of this test starts at room temperature and the device is then turned on. The temperature is decreased and the functionality is checked at 10°C increments until the minimum operating temperature is reached (Note: the final decrease may be less than 10°C such as 5°C). Then the temperature is increased in 10°C increments until the maximum operating temperature is reached. Confirm functionality at each step within the device specified operating range.

				TEST	GROUP H -M	ODULE SPEC	IFIC TESTS (	CONTINUED)	
STRESS	ABV	#	LEVEL TO TEST	NOTES	SAMPLE SIZE / LOT	NUMBER OF LOTS	ACCEPT CRITERIA	TEST METHOD	ADDITIONAL REQUIREMENTS
MCM Drop Test	мсм	H4A	Apply to MCM - Component Level Test	<u>D, G</u>	6 MCMs	1	<u>0 Fails</u>	JEDEC JESD22- B110	Note: Select H4A or H4B based on construction of the MCM. H4A applies to MCM assemblies which have exposed subcomponents solder joints and/or wire bonds  Condition A (500G, 1.0 ms half-sine pulse) as listed in JESD22-B110B  Each MCM sample: 5 drops per ±X, ±Y & ±Z (30 total/sample).
MCM Drop Test	DROP	H4 <u>B</u>	Apply to MCM – <u>Test</u> Vehicle with multiple Daisy-Chain MCM <sup>1</sup>	D, G	24 MCMs	1	Report initial and 62.3% failure cycles	JEDEC JESD22- B111	Note: Select H4A or H4B based on construction of the MCM.H4B applies to encapsulated (over molded) surface mounted electronic components without exposed solder joints and/or wire bonds.  Condition B (1500 G, 0.5 ms half-sine pulse) as listed in JESD22-B110, in the -z direction  Minimum of 10 and up to 100 drops per test vehicle. Characteristic life reported for MCM.
Destructive Physical Analysis	DPA	H5	Apply to MCM	D, G	5 MCMs	1		MIL-STD-1580	After MCM thermal cycling exposure, check key risks based on the MCM DFMEA and PFMEA.
X-ray	XRAY	H6	Apply to MCM		5 MCM for each lot				X-ray test not required if X-ray test is done in Test Group C. See Test Group C X-ray (XRAY) for details.
Acoustic Microscopy	АМ	H7	Apply to MCM	P, G	10 MCM for each lot				Acoustic Microscopy test not required if Acoustic Microscopy test is done in Test Group C. See Test Group C Acoustic Microscopy (AM) for details.

#### **Component Technical Committee**

# Legend for Table 1

Notes: **H** Required for hermetic packaged MCMs only.

- P Required for plastic packaged MCMs only.
- B Required Solder Ball Surface Mount Packaged (BGA) MCMs only.
- N Nondestructive test, MCMs can be used to populate other tests or they can be used for production.
- **D** Destructive test, MCMs are not to be reused for qualification or production.
- **S** Required for surface mount plastic packaged MCMs only.
- **G** Generic data allowed.
- K Use method AEC-Q100-005 for preconditioning a stand-alone Non-Volatile Memory integrated circuit or an integrated circuit with a Non-Volatile Memory MCM.
- L Required for Pb-Free MCMs only.
- M Table 1 is applicable to MCMs that also have unique test requirements from a different AEC or product specification. An example is Photoelectric currents from LED Radiation and Reaction with outgassing materials.

**Component Technical Committee** 

# Table 2: Process Change Qualification Guidelines for the Selection of Tests

A2	Temperature Humidity Bias or HAST	C4	Physical Dimensions	E8	Electromagnetic Compatibility	<u>G8</u>	Internal Water Vapor
A3	Autoclave or Unbiased HAST	C5	Solder Ball Shear	E9	Soft Error Rate	H1	Board Level Reliability
A4	Temperature Cycling	C6	Lead Integrity	<u>E10</u>	Lead (Pb) Free	<u>H2</u>	Low Temperature Storage Life
A5	Power Temperature Cycling	C7	X-ray / CSAM	<u>G1</u>	Mechanical Shock	<u>H3</u>	Start Up and Temperature Steps
A6	High Temperature Storage Life	D1-5	Die Fabrication Reliability Tests	<u>G2</u>	Variable Frequency Vibration	<u>H4</u>	MCM Drop Test
B1	High Temperature Operating Life	E2	Human Body Model ESD	<u>G3</u>	Constant Acceleration	<u>H5</u>	Destructive Physical Analysis
B2	Early Life Failure Rate	E3	Charged Device Model ESD	<u>G4</u>	Gross/Fine Leak	<u>H6</u>	X-ray
B3	NVM Endurance, Data Retention	E4	Latch-up	CE	Mechanical Shock Cavity Device	<u>H7</u>	Acoustic Microscopy
C1	Wire Bond Shear	E5	Electrical Distribution	<u>G5</u>	Drop		
C2	Wire Bond Pull	E6	Fault Grading	<u>G6</u>	Lid Torque		
C3	Solderability	E7	Characterization	<u>G7</u>	Die Shear		

**Note:** A letter or "•" indicates that performance of that stress test should be **considered** for the appropriate process change. Reason for not performing a considered test should be given in the qualification plan or results.

	Test #	<b>A</b> 2	A3	A4	A5A/B	A6	ž	5 6	79	23	ပ	22	င္ပ	<b>5</b>	CS	90	C7-8	D1-5	E2	E3	E4	E5	9 <b>3</b>	E7	E8	E9	E10	G1-3	8	<u>G5</u>	99	<u>G7</u>	8	H	H2	띰	H4A/B	H5	H6/H7
Te	est Abbreviation	THB	AC	72	PTC/PCT	HTSL	ICH		ELFK	EDR	WBS	WBP	SD	PD	SBS		XRAY/CSAM	DFRT	HBM	CDM	בו	ED	FG	CHAR	EMC	SER	띰	MS/VFV/GA	GFL	DROP	늬	SO	<u>wv</u>	BLR	LTSL	STEP	MCM DROP	DPA	XRAY/AM
Change Type	Change Impact																																					T	
Any	Including critical characteristics of subcomponent(s) are affected (Note 1)	•	•	•	•	•	•	,	•	•	<u>D</u>	D	•	•	•	•	•	E	•	•	•	Н	•	Н	•	К	•	•	•	•	•	L	•	•	•	•	•	•	•
Substrate materials change and/ or external dimensions	Any	•	•	•	•	•	•	2	•	•	<u>D</u>	D	•	•	•	•	•	E	•	•	•	<u>H</u>	•	<u>H</u>	•	<u>K</u>	•	•	•	•	•	L	•	•	•	•	•	•	•
Substrate change affecting module schematic (changes to the internal dimensions and/or schematics)	Any	•	•	•	<u>A</u>		•	,	•		<u>D</u>	<u>D</u>							•	•	•	<u>H</u>	•	<u>H</u>	•	<u>K</u>						L						•	
Change that adds or subtracts sub-components from the module BOM	Any	•	•	•	<u>A</u>	•	•		•									<u>G</u>	•	•	•	<u>H</u>	•	<u>H</u>	•	<u>K</u>		•				L				•			

	Test #	A2	A3	A4	A5A/B	A6	B1	B2	B3	5	C5	ខ	C4	C5	90	C7-8	D1-5	E2	E3	E4	E5	<b>E6</b>	E7	E8	E9	E10	G1-3	<u>G4</u>	<u>G5</u>	<u> </u>	<u>75</u>	<u>G8</u>	되	<del>1</del> 2	H3	H4A/B	H5	H6/H7
Te	est Abbreviation	THB	AC	TC	PTC/PCT	HTSL	HTOL	ELFR	EDR	WBS	WBP	SD	PD	SBS	5	XRAY/CSAM	DFRT	HBM	CDM	ГП	ED	FG	CHAR	EMC	SER	댠	MS/VFV/GA	GFL	DROP	디	SO	IWV	BLR	LTSL	STEP	MCM DROP	<u>DPA</u>	XRAY/AM
Change Type	Change Impact																				Ì																	
Change to the processes used in during module assembly (pick & place, reflow, encapsulation, singulation, etc.), including new equipment/tool which uses a different basic technology	Influencing the integrity of the final product	•		•	<u>A</u>		<u>B</u>			<u>D</u>	D		•	•		•					H,I		Н														•	
Change to testing platform and/or coverage	Any																				<u>H</u>	<u>H</u>	<u>H</u>															
Change to testing location	Any																				<u>J</u>																1	
Change to assembly location	Any	•	•	•	<u>A</u>		•	•		<u>D</u>	<u>D</u>	•	•	•	•						H,J		<u>J</u>			•	•	•	•	•	L	•	M	•	•	•	•	•
Change to materials used in module assembly (e.g., adhesive, underfill, encapsulant, solder, epoxy)	Any	•		•	<u>A</u>	•	<u>C</u>	<u>C</u>		<u>D</u>	<u>D</u>	•	•	•	•						J				<u>K</u>	•	•	<u>•</u>	•	•	L	•	<u>•</u>	<u>•</u>	•	•	•	•
Change from a Non-AEC or an AEC Qualified sub-component to a Non-AEC Qualified sub-component	Any	•	•	•	•	•	•	•	•								•	•	•	•	Н	•	<u>H</u>	•	<u>K</u>		•	•	•		<u>D</u>						<u>N</u>	<u>N</u>
Change from a Non-AEC or an AEC Qualified sub-component to an(other) AEC Qualified sub-component	Any						•		•									•	•	•	Н	•	<u>H</u>	•	<u>K</u>		•	•	•		<u>D</u>						<u>N</u>	<u>N</u>
Change within an AEC Qualified sub-component that has been requalified	Any						•		•									•	•	•	Н	•	<u>H</u>	•	<u>K</u>		•				<u>D</u>							
Change of product marking process (ink marking only)												E																										

Note 1: Critical characteristics are those which have the greatest effect on form, fit, function, yield, and/or reliability. Use of SPC controls and 100% testing are common.

#### **Component Technical Committee**

#### Legend:

- For devices requiring PTC (requirement in Q100)
- Die preparation and/or die clean
- Only applicable to materials that impact electrical reliability performance (e.g., Electromigration)
- Only applies to a subcomponent which is wire bonded during MCM assembly
- For symbol rework, new cure time, temp
- Per AEC-Q100 change Table, if applicable to the subcomponent under consideration
- NEI FIGITI In case of adding a non-AEC Qualified subcomponent
- Delta analysis on key parameters
- Processes for material in direct contact with die surfaces
- Correlation between new and old
- Applicable for subcomponents with > 1M SRAM or DRAM per AEC-Q100
- Only applies to subcomponent which is die attached during MCM assembly (flip chips are exempted)
  - For MCMs with exterior (outside surface) solder-joints, generic board-level reliability data comparing the existing an proposed
- assembly sites must be available as an option
- Applicable to a changed component only

**Component Technical Committee** 

Appendix 1: MCM Early Life Failure Rate (ELFR)

#### A1.1 SCOPE

This test method is applicable to Multichip Modules (MCM) qualifications. In the case of many MCMs, generic data (see AEC-Q104, Section 2.4 may fulfill the requirements of this test method. If the supplier is qualifying a MCM for which no generic data is available (unproven technology or design rules) for general use, then the requirements of this test method should be utilized to meet the requirements of AEC-Q104. If the supplier is qualifying a MCM for a single user, that user may optionally designate the implementation of AEC-Q001 as a substitute for ELFR. All parts used for such a qualification must have been evaluated to AEC-Q001 tests and limits approved by the user. If AEC-Q001 is utilized, the user shall review and approve of the particular tests and the method used to determine test limits. (Note: The failures from ELFR and AEC-Q001 do not always show a 1:1 correlation.)

# A1.1.1 Description

This MCM Early Life Failure Rate (ELFR) establishes the testing method for evaluation of early life failure characteristics on MCMs that are utilizing new or unproven processing technology or design rules where generic data is not available. This would include MCMs for which there is no prior usage information or generic data. Unsatisfactory results in this evaluation indicate that corrective action is required and the MCMs may require processing changes, design changes, burn-in, more aggressive burn-in, or application of statistical part test limits (see AEC-Q001).

#### A1.1.2 Reference Documents

AEC-Q001 Guidelines for Part Average Testing JEDEC JESD22-A108 Temperature, Bias, and Operating Life

#### A1.2 PROCEDURE

# A1.2.1 Sample Size

The sample size shall be per Table 1 of AEC-Q104. In the case of MCMs that are deemed too expensive, the requirement for use of this test method and the sample size will be based upon agreement between the user and supplier.

# A1.2.2 General ELFR Procedure

The MCM shall be tested per the High-Temperature Operating Life (HTOL) requirements in JEDEC JESD22-A108 with the following special condition. The ambient test temperature shall be per the applicable operating temperature grade as defined in AEC-Q104 Section 1.3.6 for 48 hours.

#### A1.2.3 Acceptance Criteria

The MCM shall be functionally tested within 48 hours after completion of high temperature exposure. Testing shall be at room temperature. Failures during this test are not acceptable and indicate that corrective action must be taken. The supplier shall notify all interested users of this non-conforming condition and the corrective action that has / will take place. The user(s) must approve of the corrective action for the MCM to be qualified.

#### A1.2.4 Sample Disposition

**Component Technical Committee** 

MCMs that pass electrical testing after this test can be used to populate other non-operating tests. These MCMs can also be supplied as production material if agreed to by the user.

**Component Technical Committee** 

# **Appendix 2: Power Cycling Test (A5B)**

# A2.1 SCOPE

This test method is applicable to Multichip Modules (MCM) qualifications. Due to the complexity of MCMs and the possibility for non-uniform temperatures across the MCM due to power states of the individual subcomponents within the MCM, AEC-Q104 has the additional option of running Power Cycling Test (PCT) that component qualifications do not.

This test can be performed as an alternative to Power Temperature Cycling (A5A). Power Cycling Test decouples the power cycling stress from temperature cycling. Although this test can be used for power devices, the benefit is in stressing non-power devices in power cycling from a minimum self-heating state, such as standby, to a maximum self-heating active state.

# Power Cycling Test is required if:

- 1) <u>thermal management structure/materials are used for deliberate heat transfer from a subcomponent within the MCM to the housing of the MCM or the MCM datasheet requires/recommends heat transfer management;</u>
- 2) the MCM is a "power MCM" meant to regulate (not only sense) voltage/current, directly drive current (load), or purposefully control current;
- 3) maximum power dissipation results in internal heating (ΔTj) of subcomponent or module of >40 °C (determined from thermal model or empirically)
- 4) and Power Temperature Cycling was not performed.

#### A2.1.1 Description

Power Cycling Test is the testing method to evaluate the stresses resulting from non-uniform temperature gradients within the MCM during power cycles. Possible failure mechanisms that can be observed from this test include, but are not limited to, internal interconnect faults, internal PCB faults, sub-component die or package crack, etc.

The test method uses a powered device which is cycled between minimum and maximum power cycles intended to emulate the range of usage conditions of the device while maximizing thermal impact from the change in power state. Each power cycle starts at a low or negligible self-heating power state (such as off, low power mode, standby, etc) from which the MCM can quickly reach the maximum self-heating power state (such as on, active, maximum performance, etc) and then is powered to a maximum self-heating power state before returning to the low self-heating power state.

Power Cycling Test is a new test introduced in AEC-Q104 and, as such, may be subject to future updates.

# **A2.1.2 Reference Documents**

JEDEC JESD22-A122 Power Cycling

The reference document shall be used for the test method of Constant Heat Removal/Cooling with Variable Power with adjustments to the power cycling specifics as per AEC-Q104.

**Component Technical Committee** 

# A2.2 PROCEDURE

#### A2.2.1 Sample Size

The sample size shall be per Table 1 of AEC-Q104. In the case of MCMs that are deemed too expensive, the requirement for use of this test method and the sample size will be based upon agreement between the user and supplier.

#### A2.2.2 General Procedure

The test procedure uses constant temperature and variable power.

The ambient test temperature(s) used shall be defined in AEC-Q104 Table 1 and is(are) to remain constant during testing. Thermal shut-down shall be avoided. If the ambient test temperature results in a Tcycle(max) beyond the maximum datasheet specification, the test temperature shall be lowered to the highest temperature that does not result in thermal shut-down and the test temperature shall be reported. Power cycle between the minimum self-heating state Tcycle(min) and maximum self-heating state Tcycle(max) for 7500 cycles at each specified ambient temperature. Cycle count is aligned with the highest AEC-Q101 power cycling count of 15,000 total cycles of quick and large temperature swings between on and off conditions.

The dwell time at each power state can be determined empirically from the characterization of temperature saturation for the MCM after switching to the power state. Note that the dwell time may be different for the minimum/negligible self-heating power state and the maximum self-heating power state. Dwell time may also be dependent on ambient temperature. The dwell time shall be set to the time it takes for the MCM to reach -5 °C to +10 °C of Tcycle(max) for the upper end of the cycle and +5 °C to -10 °C of Tcycle(min) for the lower end of the cycle. Refer to figure A.1 in JESD22-A122.

An example MCM cycle could be 1 minute at minimum self-heating state Tcycle(min) and 1 minute at maximum self-heating state for a total of 2 minutes per cycle. This equates to 500 hours to complete the stress.

Tcycle(max) Interim read points or continuous monitoring are preferred but not required.

#### A2.2.3 Acceptance Criteria

For Power Cycling Test (PCT), the MCM shall be functionally tested at cold and hot temperature, in order to observe failures related to CTE mismatch.

Report all failures and their failure mechanisms.

Note that the readout temperatures are different from the Power Temperature Cycling (PTC) readout temperatures. PTC evolved from AEC-Q101 where it started with room temperature readout only and then added hot temperature readout upon being incorporated into AEC-Q100.

**Component Technical Committee** 

# **Revision History**

Rev#	Date of change	Brief summary listing affected sections
-	Sept. 14, 2017	Initial Release.
<u>A</u>	Nov. 28, 2025	<u>Updates include the following:</u> <u>Scope added AEC-Q102 in scope, cross references, applicability. Added AEC-Q102, AEC-Q103-002, and AEC-Q103-003 references.</u>

AEC-Q104 Applicability Updated and Figure 2

<u>Updated Definition of Generic Data to include AEC-Q102 and AEC-Q103X requirements</u>

Updated Test Flow figure 4 consistent with Table 1 Test Methods

# Test Methods Table 1 Updates

Added note M

<u>High Temperature Storage (HTSL) stress at maximum storage</u> temperature

Power Cycling Test (PCT) PTC option for Power Temperature Cycling (PTC)

TC – past TC stress test WBP and WBS criteria clarified

WBP and WBS post TC stress test criteria clarified

NBTI changes to BTI

<u>Latch-up sample size defined by test method document</u>
HBM ESD and CDM ESD criteria consistent with AEC-Q100

MCM Drop Test details clarified

STEP test pictorial added

Low Temperature Storage (LTSL) stress at minimum storage

temperature

Board Level Reliability(BLR) add AEC-Q007 test method alternative

<u>Updated Table 2: Process Change Qualification Guidelines for the Selection of Tests</u>

Removed prior Appendix 1 CDCQ reference

Added Appendix 2 Power Cycling Test (A5B)