

AEC - Q100 - REV-J August 11, 2023



# FAILURE MECHANISM BASED STRESS TEST QUALIFICATION FOR INTEGRATED CIRCUITS IN AUTOMOTIVE APPLICATIONS



Automotive Electronics Council

**Component Technical Committee** 

Page intentionally left blank

**Component Technical Committee** 

### TABLE OF CONTENTS

1.	SCO	PE	1
	1.1	Purpose	
	1.2	Reference Documents	
		1.2.1 Automotive 1.2.2 Military	
		1.2.3 Industrial	
	1.3	Definitions	
		1.3.1 AEC Q100 Qualification	2
		1.3.2 AEC Certification	
		1.3.3 Approval for Use in an Application	
		1.3.4 Definition of Part Operating Temperature Grade	
		<ul><li>1.3.5 Capability Measures Cpk</li><li>1.3.6 Flip-Chip Ball Grid Array (FC-BGA) Package Configuration</li></ul>	3
2.		ERAL REQUIREMENTS	
	2.1	Objective	
	2.2	2.1.1 Zero Defects Precedence of Requirements	
	2.2	Customer Specific Lifetime Requirements (Mission Profiles)	
	2.4	Use of Generic Data to Satisfy Qualification and Requalification Requirements	
		2.4.1 Definition of Generic Data	
		2.4.2 Time Limit for Acceptance of Generic Data	
	2.5	Test Samples	
		2.5.1 Lot Requirements	
		2.5.2 Production Requirements	
		<ul><li>2.5.3 Reusability of Test Samples</li><li>2.5.4 Sample Size Requirements</li></ul>	
		2.5.5 Pre- and Post-stress Test Requirements	
	2.6	Definition of Test Failure After Stressing	
3.		LIFICATION AND REQUALIFICATION	
з.	3.1	Qualification of a New Device	
	3.2	Requalification of a Changed Device	
	0	3.2.1 Process Change Notification	
		3.2.2 Changes Requiring Requalification	
	3.3	Criteria for Passing Qualification and Requalification	7
	3.4	User Approval	
	3.5	Qualification of a Pb-Free Device	
	3.6	Qualification of a Device Using Copper (Cu) Wire Interconnects	
4.		LIFICATION TESTS	
	4.1	General Tests	-
	4.2	Device Specific Tests	
	4.3	Wearout Reliability Tests	
Append	dix 1:	Definition of a Product Qualification Family	20
Append	dix 2:	Q100 Certification of Design, Construction and Qualification	26
Append	dix 3:	Plastic Package Opening for Wire Bond Testing	29
Append	dix 4:	Minimum Requirements for Qualification Plans and Results	30
Append	dix 5:	Part Design Criteria to Determine Need for EMC Testing	35
••		Part Design Criteria to Determine Need for SER Testing	
		AEC-Q100 and the Use of Mission Profiles	
Revisio	n Hist	ory	44

**Component Technical Committee** 

# **Revision Summary**

This informative section briefly describes the changes made in the AEC-Q100 Rev-<u>J</u> document, compared to previous document version, AEC-Q100 Rev-<u>H</u> (<u>Sept. 11, 2014</u>). Punctuation and text improvements are not included in this summary.

- <u>Section 1.2.1 Automotive Reference Documents:</u> Added reference to AEC-Q006, SAE J1879, and IATF 16949; added AEC-Q100 sub specifications to list of references for clarification
- Section 1.2.3 Industrial Reference Documents: Added reference to J-STD-002, JESD94, JESD671, JEP155, JEP157, JEP178
- Section 1.2.4: Decommissioned references: Removed
- <u>Section 1.3.1 AEC-Q100 Qualification Statement: Guidance for ESD level reporting adapted to</u>
   <u>requirements</u>
- <u>NEW Section 1.3.6 Flip-Chip Ball Grid Array (FC-BGA) Package Configuration: Added new definition</u>
   <u>for FC-BGA</u>
- <u>NEW Figure 1 Illustration of a Flip-Chip BGA Package Configuration: Added new Figure illustrating FC-BGA</u>
- <u>NEW: Section 2.3 Customer Specific Lifetime Requirements (Mission Profiles): Add new Section to</u> define entry point in Appendix 7 in main part of the document
- Section 3.3 Criteria for Passing Qualification and Requalification: Explicitly include initial qualification
- <u>NEW Section 3.6 Qualification of a Device Using Copper (Cu) Wire Interconnects: Added new Section</u>
   <u>on qualification of devices using Cu wire</u>
- Section 4.3 Wearout Reliability Tests: Added recommendation for technology qualification
- Figure 3: Adaption to changes in Table 2
- Table 2 Qualification Test Methods:
  - o Column notes: added notes F, C and W to applicable tests
  - Test A1: Added delamination requirement
  - Test A2: Added interim readout test temperature requirement
  - Test A3: Added preference for UHST
  - <u>Test A4: Change of requirement for Grade 0. Added requirement for availability of delamination data</u>
  - Test A5: Rework of trigger criteria to efficiently identify products where test is applicable
  - o Test B1: Alternative TEST sequence added, drift analysis requirement added
  - Test C3: Application of J-STD-002 clarified
  - Added NEW Test C7 (BST Bump Shear Test)
  - Test E2: Acceptance criteria for advanced CMOS nodes added
  - o Test E3: Acceptance criteria for advanced CMOS nodes added
  - <u>Table 2 Legend: Added Note C reference for Cu wire devices, Note F for FC-BGA device</u> <u>specific tests, and Note W for devices with wires not covered in mold compound</u>
  - Table 3 Process Change Qualification Guidelines for the Selection of Tests:
    - Added NEW Test C7 (BST Bump Shear Test)
      - Added NEW Wafer Bumping section and process change items Redistribution Layer, Under Bump Metal, Bump Material, and Bump Site Transfer
  - Appendix 1 Definition of a Product Qualification Family: Complete revision
    - Section A1.3 Assembly Process: Added reference for FC-BGA
- Appendix 2 Q100 Certification of Design, Construction and Qualification
  - Added NEW Section 12a Wafer Bump and sub-items UBM stack & thickness, UBM dimensions, Bump dimensions, and Bump material
- Appendix Template 4A AEC-Q100 Qualification Test Plan:
  - Rework to be in line with changes to Table 2
- Appendix Template 4B AEC-Q100 Generic Data:
  - Rework to be in line with changes to Table 2
- Appendix 7
  - o New description of the flow graphs to provide more clarity to the reader
  - Table A7.1: Clarify that this is a calculation example and not a standard condition described here

**Component Technical Committee** 

### Acknowledgment

Any document involving a complex technology brings together experience and skills from many sources. The Automotive Electronics Council would especially like to recognize the following significant contributors to the revision of this document:

### AEC Q100 Sub-Committee Members:

Suhail Moosa	AMD
Desmond Yeo	AMD
Krimo Semmoud	AMD (formerly Xilinx)
Inderjit Singh	AMD (formerly Xilinx)
Heinz Reiter	ams OSRAM
Jeff Aquino	Analog Devices
Mark Sears	Bose
Jim Gallagher	Bose
Mike Klucher	Cirrus Logic
Carsten Ohlhoff	Continental Automotive
Keith Edwards	Diodes Inc.
Markus Dahlen	Elmos Semiconductor
Steven Sibrel	Harman
Ludger Kappius	Hella
Jiong Xu	Horizon Robotics
Wenlong He	Horizon Robotics
Rebecca Zhang	Horizon Robotics
Ulrich Abelein (Sub-Committee Chair)	Infineon Technologies
Banjie Bautista	ISSI
Warren Chen	Macronix
John Grogan	Macronix
Arnaud Devos	Melexis
Mykola Blyznyuk	Melexis
Mike Buzinski	Microchip
Wilhelm Binder	Microchip
Christian Merkel	Murata Manufacturing Co. Ltd
Alex Yanez	Murata Manufacturing Co. Ltd
Carmen Cotofana	Nexperia
KM Shin	NVIDIA
René Rongen	NXP
Romuald Roucou	NXP
Zhongning Liang	NXP
Daniel Vanderstraeten	onsemi
Peter Turlo	onsemi
Mr. Tamura	Renesas Electronics
Mr. Watanabe	Renesas Electronics
Michael Wieberneit	Renesas Electronics
Paul Koop	Robert Bosch
Jinsoo Bae	Samsung Electronics
Bassel Atala	STMicroelectronics
Allan Webber	Texas Instruments
Larry Ting	Texas Instruments
Matt Marudachalam	Texas Instruments
François Gouyou	Valeo
Friedbald Kiel	Valeo
Arthur Chiang	Vishay
Raya Kozlov	Western Digital
Larry Dudley	ZF

**Component Technical Committee** 

### NOTICE

AEC documents contain material that has been prepared, reviewed, and approved through the AEC Technical Committee.

AEC documents are designed to serve the automotive electronics industry through eliminating misunderstandings between manufacturers and purchasers, facilitating interchangeability and improvement of products, and assisting the purchaser in selecting and obtaining with minimum delay the proper product for use by those other than AEC members, whether the standard is to be used either domestically or internationally.

AEC documents are adopted without regard to whether or not their adoption may involve patents or articles, materials, or processes. By such action AEC does not assume any liability to any patent owner, nor does it assume any obligation whatever to parties adopting the AEC documents. The information included in AEC documents represents a sound approach to product specification and application, principally from the automotive electronics system manufacturer viewpoint. No claims to be in Conformance with this document shall be made unless all requirements stated in the document are met.

Inquiries, comments, and suggestions relative to the content of this AEC document should be addressed to the AEC Technical Committee on the link http://www.aecouncil.com.

Published by the Automotive Electronics Council.

This document may be downloaded free of charge, however AEC retains the copyright on this material. By downloading this file, the individual agrees not to charge for or resell the resulting material.

Printed in the U.S.A. All rights reserved

Copyright © 2023 by the Automotive Electronics Council. This document may be freely reprinted with this copyright notice. This document cannot be changed without approval from the AEC Component Technical Committee.

**Component Technical Committee** 

# FAILURE MECHANISM BASED STRESS TEST QUALIFICATION FOR INTEGRATED CIRCUITS IN AUTOMOTIVE APPLICATIONS

Text enhancements and differences made since the last revision of this document are shown as underlined areas. Several figures and tables have also been revised, but changes to these areas have not been underlined.

Unless otherwise stated herein, the date of implementation of this standard for new qualifications and re-qualifications is as of the publish date above.

### 1. SCOPE

This document contains a set of failure mechanism based stress tests and defines the minimum stress test driven qualification requirements and references test conditions for qualification of integrated circuits (ICs). These tests are capable of stimulating and precipitating semiconductor device and package failures. The objective is to precipitate failures in an accelerated manner compared to use conditions. This set of tests should not be used indiscriminately. Each qualification project should be examined for:

- a. Any potential new and unique failure mechanisms.
- b. Any situation where these tests/conditions may induce failures that would not be seen in the application.
- c. Any extreme use condition and/or application that could adversely reduce the acceleration.

Use of this document does not relieve the IC supplier of their responsibility to meet their own company's internal qualification program. In this document, "user" is defined as all customers using a device qualified per this specification. The user is responsible to confirm and validate all qualification data that substantiates conformance to this document. Supplier usage of the device temperature grades as stated in this specification in their part information is strongly encouraged.

### 1.1 Purpose

The purpose of this specification is to determine that a device is capable of passing the specified stress tests and thus can be expected to give a certain level of quality/reliability in the application.

#### 1.2 Reference Documents

Current revision of the referenced documents will be in effect at the date of agreement to the qualification plan. Subsequent qualification plans will automatically use updated revisions of these referenced documents.

#### 1.2.1 Automotive

AEC-Q001 Guidelines for Part Average Testing AEC-Q002 Guidelines for Statistical Yield Analysis AEC-Q003 Guidelines for Characterizing the Electrical Performance AEC-Q004 Zero Defects <u>Framework</u> AEC-Q005 Pb-Free Requirements <u>AEC-Q006 Qualification Requirements for Components Using Copper (Cu) Wire Interconnections</u> SAE J1752/3 Integrated Circuits Radiated Emissions Measurement Procedure <u>SAE J1879/J1211/ZVEI Handbook for Robustness Validation of Semiconductor Devices in Automotive Applications</u> <u>IATF 16949 Automotive Quality Management System Standard</u> <u>AIAG Production Part Approval Process (PPAP)</u> <u>AEC-Q100-001 Wire Bond Shear Test</u> <u>AEC-Q100-002 Human Body Model (HBM) Electrostatic Discharge Test</u>

Page 1 of 44

**Component Technical Committee** 

AEC-Q100-004 IC Latch-Up Test

AEC-Q100-005 Non-Volatile Memory Program/Erase Endurance Data Retention and Operational Life Test

AEC-Q100-007 Fault Simulation and Test Grading AEC-Q100-008 Early Life Failure Rate (ELFR) AEC-Q100-009 Electrical Distribution Assessment AEC-Q100-010 Solder Ball Shear Test AEC-Q100-011 Charged Device Model (CDM) Electrostatic Discharge Test AEC-Q100-012 Short Circuit Reliability Characterization of Smart Power Devices for 12V Systems

### 1.2.2 Military

MIL-STD-883 Department Of Defense Test Method Standard: Microcircuits

### 1.2.3 Industrial

JEDEC JESD22 Reliability Test Methods for Packaged Devices

UL-STD-94 Tests for Flammability of Plastic materials for parts in Devices and Appliances

IPC/JEDEC J-STD-002 Solderability Tests for Component Leads, Terminations, Lugs, Terminals and <u>Wires</u>

IPC/JEDEC J-STD-020 Moisture/Reflow Sensitivity Classification for Plastic Integrated Circuit Surface Mount Devices

JESD89 Measurement and Reporting of Alpha Particle and Terrestrial Cosmic Ray-Induced Soft Errors in Semiconductor Devices

JESD89-1 System Soft Error Rate (SSER) Test Method

JESD89-2 Test Method For Alpha Source Accelerated Soft Error Rate

JESD89-3 Test Method for Beam Accelerated Soft Error Rate

JESD94 Application Specific Qualification Using Knowledge Based Test Methodology

JESD671 Component Quality Problem Analysis and Corrective Action Requirements

JEP155 Recommended ESD Target Levels for HBM Qualification

JEP157 Recommended ESD-CDM Target Levels

JEP178 Electrostatic Discharge (ESD) Sensitivity Testing – Reporting ESD Withstand Levels on Datasheets

#### 1.3 Definitions

#### 1.3.1 AEC Q100 Qualification

Successful completion and documentation of the test results from requirements outlined in this document allows the supplier to claim that the part is "AEC Q100 qualified". For ESD, it is **highly recommended** that the passing <u>HBM withstand voltage and CDM test condition are</u> specified in the supplier datasheet with a footnote on any pin exceptions: that includes advanced CMOS nodes (28 nm and below) and RF operating frequency parts, especially if those ESD levels fall below 2kV HBM or Test Condition 750/500 CDM. A guidance on an appropriate way to report ESD withstand levels can be found in JEP178.

### 1.3.2 AEC Certification

Note that there are no "certifications" for AEC-Q100 qualification and there is no certification board run by AEC to qualify parts. Each supplier performs their qualification to AEC standards, considers customer requirements and submits the data to the <u>user</u> to verify compliance to Q100.

#### 1.3.3 Approval for Use in an Application

"Approval" is defined as user approval for use of a part in their application. The user's method of approval is beyond the scope of this document.

**Component Technical Committee** 

### 1.3.4 Definition of Part Operating Temperature Grade

The part operating temperature grades are defined in Table 1 below:

Grade	Ambient Operating Temperature Range
0	-40°C to +150°C
1	-40°C to +125°C
2	-40°C to +105°C
3	-40°C to +85°C

### Table 1: Part Operating Temperature Grades

The endpoint test temperatures for hot and cold test, if required for that stress test, must be equivalent to those specified for the particular grade. If accounting for junction heating during powered test, hot test endpoint test temperature can be greater.


For Test Group B – Accelerated Lifetime Simulation Tests: High Temperature Operating Life (HTOL), Early Life Failure Rate (ELFR) and NVM Endurance, Data Retention, and Operational Life (EDR), the junction temperature of the device during stressing should be equal to or greater than the hot temperature for that grade.

### 1.3.5 Capability Measures Cpk

Refer to AEC-Q003 Characterization to understand how the Cpk measure will be used in this standard.

### 1.3.6 Flip-Chip Ball Grid Array (FC-BGA) Package Configuration

Figure 1 shows two representative package configurations where a bare die is attached to a substrate via bumps or pillars (other possible configurations may apply). The package may also utilize a lid (e.g., heat-spreader) or be encapsulated using a plastic molding compound. The substrate includes solder balls that serve as the interface to a printed circuit board.



### Figure 1: Representative Illustration of a Flip-Chip BGA Package

**Component Technical Committee** 

### 2. GENERAL REQUIREMENTS

### 2.1 Objective

The objective of this specification is to establish a standard that defines operating temperature grades for integrated circuits based on a minimum set of qualification requirements.

### 2.1.1 Zero Defects

Qualification and some other aspects of this document are a subset of, and contribute to, the achievement of the goal of Zero Defects. Elements needed to implement a zero defects program <u>are described</u> in AEC-Q004 Zero Defects <u>Framework</u>.

### 2.2 Precedence of Requirements

In the event of conflict in the requirements of this standard and those of any other documents, the following order of precedence applies:

- a. The purchase order (or master purchase agreement terms and conditions)
- b. The (mutually agreed) individual device specification
- c. This document
- d. The reference documents in Section 1.2 of this document
- e. The supplier's data sheet

For the device to be considered a qualified part per this specification, the purchase order and/or the individual device specification cannot waive or detract from the requirements of this document.

#### 2.3 Customer Specific Lifetime Requirements (Mission Profiles)

If the user requires a qualification to cover a specific mission profile, the flow chart in Appendix 7 can be used to determine the qualification strategy either with a standard test plan per Table 2 or a modified test plan.

Appendix 7 applies the base elements of Knowledge-Based-Test-Methodology (KBTM) and provides guidance for which element of KBTM should be used. Please refer to JESD94 on KBTM approach. KBTM can be applied on certain cases for qualification when appropriately communicated between suppliers and users.

#### 2.4 Use of Generic Data to Satisfy Qualification and Requalification Requirements

#### 2.<u>4</u>.1 Definition of Generic Data

The use of generic data to simplify the qualification process is strongly encouraged. Generic data can be submitted to the user as soon as it becomes available to determine the need for any additional testing. To be considered, the generic data must be based on a matrix of specific requirements associated with each characteristic of the device and manufacturing process as shown in Table 3 and Appendix 1. If the generic data contains any failures, the data is not usable as generic data unless the supplier has documented and implemented corrective action or containment for the failure condition that is acceptable to the user.

Appendix 1 defines the criteria by which components are grouped into a qualification family for the purpose of considering the data from all family members to be equal and generically acceptable for the qualification of the device in question. For each stress test, two or more qualification families can be combined if the reasoning is technically sound (i.e., supported by data).


Table 3 defines a set of qualification tests that must be considered for any changes proposed for the component. The Table 3 matrix is the same for both new processes and requalification associated with

Component Technical Committee

a process change. This table is a superset of tests that the supplier and user should use as a baseline for discussion of tests that are required for the qualification in question. It is the supplier's responsibility to present <u>a</u>rationale for why any of the <u>listed</u> tests need not be performed.

### 2.4.2 Time Limit for Acceptance of Generic Data

There are no time limits for the acceptability of generic data. Use the diagram below for appropriate sources of reliability data that can be used. This data must come from the specific part or a part in the same qualification family, as defined in Appendix 1. Potential sources of data could include any customer specific data (withhold customer name), process change qualification, and periodic reliability monitor data (see Figure <u>2</u>).



changes will not be acceptable for use as generic data.

### Figure <u>2</u>: Generic Data Time Line

### 2.5 Test Samples

### 2.5.1 Lot Requirements

Test samples shall consist of a representative device from the qualification family. Where multiple lot testing is required due to a lack of generic data, test samples as indicated in Table 2 must be composed of approximately equal numbers from non-consecutive wafer lots, assembled in non-consecutive assembly lots. That is, they must be separated in the fab or assembly process line by at least one non-qualification lot. Any deviation from the above requires technical explanation from the supplier.

**Component Technical Committee** 

#### 2.<u>5</u>.2 Production Requirements

All qualification devices shall be produced on tooling and processes at the manufacturing site that will be used to support part deliveries at production volumes. Other electrical test sites may be used for electrical measurements after their electrical quality is validated.

### 2.5.3 Reusability of Test Samples

Devices that have been used for nondestructive qualification tests may be used to populate other qualification tests. Devices that have been used for destructive qualification tests may not be used any further except for engineering analysis.

### 2.<u>5</u>.4 Sample Size Requirements

Sample sizes used for qualification testing and/or generic data submission must be consistent with the specified minimum sample sizes and acceptance criteria in Table 2.

If the supplier elects to use generic data for qualification, the specific test conditions and results must be recorded and available to the user (preferably in the format shown in Appendix 4). Existing applicable generic data should first be used to satisfy these requirements and those of Section 2.4 for each test requirement in Table 2. Device specific qualification testing should be performed if the generic data does not satisfy these requirements.

### 2.<u>5</u>.5 Pre- and Post-stress Test Requirements

<u>Test</u> temperatures <u>both pre- and post-stress</u> (room, hot and/or cold) are specified in the "Additional Requirements" column of Table 2 for each test.

#### 2.6 Definition of Test Failure After Stressing

Test failures are defined as those devices not meeting the individual device specification, criteria specific to the test, or the supplier's data sheet, in the order of significance as defined in Section 2.2. Any device that shows external physical damage attributable to the environmental test is also considered a failed device. If the cause of failure is due to mishandling during stressing or testing such as EOS or ESD, or some other cause unrelated to the component reliability, the failure shall be discounted but reported as part of the data submission.

### 3. QUALIFICATION AND REQUALIFICATION

#### 3.1 Qualification of a New Device

The stress test requirement flow for qualification of a new device is shown in Figure <u>3</u> with the corresponding test conditions defined in Table 2. For each qualification, the supplier must have data available for all of these tests, whether it is stress test results on the device to be qualified or acceptable generic data. A review shall also be made of other devices in the same generic family to ensure that there are no common failure mechanisms in that family. <u>Detailed justification for the use of generic data shall be communicated and explicitly reported by the supplier.</u>

For each device qualification, the supplier must have available the following:

- Certificate of Design, Construction and Qualification (see Appendix 2)
- Stress Test Qualification data (see Table 2 & Appendix 4)
- Data indicating the level of fault grading of the <u>test</u> software used for qualification (when applicable to the device type) per Q100-007 that will be made available to the <u>user</u> upon request

**Component Technical Committee** 

### 3.2 Requalification of a Changed Device

Requalification of a device is required when the supplier makes a change to the product and/or process that impacts (or could potentially impact) the form, fit, function, quality and/or reliability of the device (see Table 3 for guidelines).

#### 3.2.1 Process Change Notification

The supplier will meet the user requirements for product/process changes.

### 3.2.2 Changes Requiring Requalification

As a minimum, any change to the product, as defined in Appendix 1, requires performing the applicable tests listed in Table 2, using Table 3 to determine the requalification test plan. Table 3 should be used as a guide for determining which tests are applicable to the qualification of a particular part change or whether equivalent generic data can be submitted for that test(s).

### 3.3 Criteria for Passing <u>Qualification and</u> Requalification

All failures shall be analyzed for root cause. Only when corrective and preventative actions are in place, <u>have been proven effective for valid failures</u>, and the 8D methodology (Eight Discipline, <u>see JESD671) has been completed</u>, the part may then be considered AEC Q100 qualified. <u>The supplier is responsible for proving the effectiveness of its 8D.</u>

#### 3.4 User Approval

<u>User approval will be per IATF 16949, applicable customer specific requirements, or AIAG PPAP</u> requirements and is outside the scope of this document.

### 3.<u>5</u> Qualification of a Pb-Free Device

Added requirements needed to address the special quality and reliability issues that arise when Lead (Pb)-Free processing is utilized is specified in AEC-Q005 Pb-Free Requirements. Materials used in Pb-Free processing include the termination plating and the board attach (solder). These new materials usually require higher board attach temperatures to yield acceptable solder joint quality and reliability. These higher temperatures may adversely affect the moisture sensitivity level of plastic packaged semiconductors. As a result, new, more robust mold compounds may be required. If an encapsulation material change is required to provide adequate robustness for Pb-Free processing of the device, the supplier should refer to the process change qualification requirements in this specification. Preconditioning should be performed at the Pb-free reflow classification temperatures described in IPC/JEDEC J-STD-020 Moisture/Reflow Sensitivity Classification for Non-Hermetic Solid State Surface Mount Devices before environmental stress tests.

### 3.6 Qualification of a Device Using Copper (Cu) Wire Interconnects

Devices using Copper (Cu) wire shall have supporting data according AEC-Q006.

**Component Technical Committee** 

#### 4. QUALIFICATION TESTS

#### 4.1 General Tests

Test flows are shown in Figure <u>3</u> and test details are given in Table 2. Not all tests apply to all devices. For example, certain tests apply only to ceramic packaged devices, others apply only to devices with NVM, and so on. The applicable tests for the particular device type are indicated in the "Note" column of Table 2. The "Additional Requirements" column of Table 2 also serves to highlight test requirements that supersede those described in the referenced test method. Any unique qualification tests or conditions requested by the user and not specified in this document shall be negotiated between the supplier and user requesting the test.

### 4.2 Device Specific Tests

The following tests must be performed. Generic data is not allowed for these tests. Device specific data, if it already exists, is acceptable.

- 1. Electrostatic Discharge (ESD) All product.
- 2. Latch-up (LU) All product.
- 3. Electrical Distribution <u>All product</u>. The supplier must demonstrate, over the operating temperature grade, voltage, and frequency, that the device is capable of meeting the parametric limits of the device specification. This data must be taken from at least three lots, or one matrixed (or skewed) process lot, and must represent enough samples to be statistically valid, see Q100-009. It is strongly recommended that the final test limits be established using AEC-Q001 Guidelines For Part Average Testing.

### 4.3 Wearout Reliability Tests

Typically a product qualification according to this document is not sufficient to release a new technology for manufacturing of automotive products. It is highly recommended to perform a technology gualification using knowledge based methodologies as prerequisite to the product qualification.

Testing for the failure mechanisms listed below must be available to the user whenever a new technology or material relevant to the appropriate wearout failure mechanism is to be qualified. The data, test method, calculations, and internal criteria need not be demonstrated or performed on the qualification of every new device, but should be available to the user upon request.

- Electromigration
- Time-Dependent Dielectric Breakdown (or Gate Oxide Integrity Test) for all MOS technologies
- Hot Carrier Injection for all MOS technologies below 1 micron
- Bias Temperature Instability for all CMOS below 1 micron for NBTI and PBTI as appropriate
- Stress Migration

**Component Technical Committee** 




Figure <u>3</u>: Qualification Test Flow

**Component Technical Committee** 

Table 2:	Qualification Test Methods
----------	----------------------------

	TEST GROUP A – ACCELERATED ENVIRONMENT STRESS TESTS											
STRESS	ABV	#	NOTES	SAMPLE SIZE / LOT	NUMBER OF LOTS	ACCEPT CRITERIA	TEST METHOD	ADDITIONAL REQUIREMENTS				
Preconditioning	PC	A1	P, B, S, G <u>. C, F</u>	77	3	0 Fails	JEDEC J-STD-020 JESD22-A113	Performed on surface mount devices only. PC performed before THB/HAST, AC/UHST/ <u>ITH</u> , TC, and PTC stresses. It is recommended that J-STD-020 be performed to determine what preconditioning level to perform in the actual PC stress per J <u>ESD22-</u> A113. The minimum acceptable level for qualification is level 3 per J <u>ESD22-</u> A113. Where applicable, preconditioning level and Peak Reflow Temperature must be reported when preconditioning and/or MSL is performed. Delamination from the die surface in J <u>ESD22-</u> A113/J-STD-020 is acceptable if the device passes the subsequent Qualification tests. Any replacement of devices must be reported. Check 3 devices each from 3 lots (9 devices in total) for delamination via AM (Acoustic Microscopy) after PC. Die attach delamination greater than 50% for active die attach (electrically or thermally active) must be reported. <b>TEST before and after PC at room temperature.</b>				
Temperature-Humidity- Bias or Biased HAST	THB or HAST	A2	P, B, D, G <u>, C, F</u>	77	3	0 Fails	JEDEC JESD22-A101 or A110	For surface mount devices, PC before THB (85°C/85%RH for 1000 hours) or HAST (130°C/85%RH for 96 hours, or 110°C/85%RH for 264 hours). <b>TEST before and after THB or HAST at room and hot temperature</b> (in that order). Intermediate read points to be tested at room temperature only.				
Autoclave or Unbiased HAST or Temperature- Humidity (without Bias)	AC or UHST or TH	A3	P, B, D, G <u>, F</u>	77	3	0 Fails	JEDEC JESD22-A102, A118, or A101	For surface mount devices, PC before AC (121°C/15psig for 96 hours) or unbiased HAST (130°C/85%RH for 96 hours, or 110°C/85%RH for 264 hours). <u>UHST is strongly preferable to AC.</u> For packages sensitive to high temperatures and pressure (e.g., BGA), PC followed by TH (85°C/85%RH) for 1000 hours may be substituted. <b>TEST before and after AC, UHST, or TH at room temperature.</b>				

**Component Technical Committee** 

	TEST GROUP A – ACCELERATED ENVIRONMENT STRESS TESTS (CONTINUED)											
STRESS	ABV	#	NOTES	SAMPLE SIZE / LOT	NUMBER OF LOTS	ACCEPT CRITERIA	TEST METHOD	ADDITIONAL REQUIREMENTS				
Temperature Cycling	тс	A4	H, P, B, D, G <u>. C,</u> <u>F</u>	77	3	0 Fails	JEDEC JESD22-A104 and Appendix 3	<ul> <li>PC before TC for surface mount devices.</li> <li>Grade 0: -55°C to +150°C for <u>1500</u> cycles or equivalent.</li> <li>Grade 1: -55°C to +150°C for 1000 cycles or equivalent.</li> <li>Note: -65°C to 150°C for 500 cycles is also an allowed test condition due to legacy use with no known lifetime issues.</li> <li>Grade 2: -55°C to +125°C for 1000 cycles or equivalent.</li> <li>Grade 3: -55°C to +125°C for 500 cycles or equivalent.</li> <li>TEST before and after TC at room and hot temperature.</li> <li>After completion of TC, decap five devices from one lot and perform WBP (test #C2) on corner bonds (2 bonds per corner) and one mid-bond per side on each device.</li> </ul>				
								procedure to minimize damage and chance of false data is shown in Appendix 3. <u>To be implemented on or before Feb, 1<sup>st</sup>, 2024:</u> <u>Check 3 devices each from 3 lots (9 devices in total) for</u> <u>delamination in die attach (if electrically or thermally active) or</u> <u>wire bonding surface areas via AM (Acoustic Microscopy) after</u> <u>TC. The results shall be provided to the user upon request.</u>				
Power Temperature Cycling	РТС	A5	H, P, B, D, G <u>, C,</u> <u>E</u>	45	1	0 Fails	JEDEC JESD22-A105	PC before PTC for surface mount devices. Test required only on devices <u>used in applications where repetitive changes in</u> power_dissipation $\geq$ 1 watt <u>and power rise times &lt; 0.1s</u> resulting in junction temperature changes $\geq$ 40°C are anticipated (e.g., smart power switches for inductive loads). <b>Grade 0:</b> T <sub>a</sub> of -40°C to +150°C for 1000 cycles. <b>Grade 1:</b> T <sub>a</sub> of -40°C to +125°C for 1000 cycles. <b>Grades 2 and 3:</b> T <sub>a</sub> -40°C to +105°C for 1000 cycles. Thermal shut-down shall not occur during this test. <b>TEST</b> <b>before and after PTC at room and hot temperature.</b>				
High Temperature Storage Life	HTSL	A6	H, P, B, D, G, K <u>,</u> <u>C, F</u>	45	1	0 Fails	JEDEC JESD22-A103	<ul> <li>Plastic Packaged Parts and Flip-Chip BGAs Grade 0: +175°C T<sub>a</sub> for 1000 hours or +150°C T<sub>a</sub> for 2000 hours.</li> <li>Grade 1: +150°C T<sub>a</sub> for 1000 hours or +175°C T<sub>a</sub> for 500 hours.</li> <li>Grades 2 and 3: +125°C T<sub>a</sub> for 1000 hours or +150°C T<sub>a</sub> for 500 hours.</li> <li>Ceramic Packaged Parts +250°C T<sub>a</sub> for 10 hours or +200°C T<sub>a</sub> for 72 hours.</li> <li>TEST before and after HTSL at room and hot temperature.</li> <li>* NOTE: Data from Test B3 (EDR) can be substituted for Test A6 (HTSL) if package and grade level requirements are met.</li> </ul>				

**Component Technical Committee** 

	TEST GROUP B – ACCELERATED LIFETIME SIMULATION TESTS											
STRESS	ABV	#	NOTES	SAMPLE SIZE / LOT	NUMBER OF LOTS	ACCEPT CRITERIA	TEST METHOD	ADDITIONAL REQUIREMENTS				
High Temperature Operating Life	HTOL	B1	H, P, B, D, G, K <u>.</u> <u>E</u>	77	3	0 Fails	JEDEC JESD22-A108	<ul> <li>For devices containing NVM, endurance preconditioning must be performed before HTOL per Q100-005.</li> <li>Grade 0: +150°C T<sub>a</sub> for 1000 hours.</li> <li>Grade 1: +125°C T<sub>a</sub> for 1000 hours.</li> <li>Grade 2: +105°C T<sub>a</sub> for 1000 hours.</li> <li>Grade 3: +85°C T<sub>a</sub> for 1000 hours.</li> <li>HTOL NOTES:</li> <li>1) HTOL stress times for the appropriate grade Ta are the min requirement; the Tj of the test (measured or calculated) should be available.</li> <li>2) Tj may be used instead of Ta when performing HTOL provided that Tj of the device under HTOL conditions is equal to or higher than the Tj maximum operating (Tjopmax) of the particular device, but below the absolute maximum Tj.</li> <li>3) If Tj is used to set the HTOL conditions, the minimum stress of 1000 hours at the Ta of the device is to be shown using activation energy of 0.7ev or other value technically justified.</li> <li>4) V<sub>cc</sub> (max) at which dc and ac parametrics are guaranteed. Thermal shut-down <u>of the device</u> shall not occur during this test. TEST before and after HTOL at room<sub>⊥</sub>cold, and <u>finally</u> hot temperature (preferred). An alternate order is to test at room, hot, and finally cold temperature.</li> <li>5) If applicable, a drift analysis on the key performance and reliability related electrical parameters after HTOL should be performed to confirm a proper selection of guard bands to meet the data sheet specification. For guidance on drift analysis, refer to AEC-Q100-009.</li> </ul>				
Early Life Failure Rate	ELFR	B2	H, P, B, N, G <u>, F</u>	800	3	0 Fails	AEC Q100-008	Devices that pass this stress can be used to populate other stress tests. Generic data is applicable. <b>TEST before and after ELFR at room and hot temperature.</b>				
NVM Endurance, Data Retention, and Operational Life	EDR	B3	H, P, B, D, G, K <u>,</u> <u>F</u>	77	3	0 Fails	AEC Q100-005	TEST before and after EDR at room and hot temperature. Sample size and lot requirement applies to EACH of the NVM tests per Q100-005.				

**Component Technical Committee** 

	TEST GROUP C – PACKAGE ASSEMBLY INTEGRITY TESTS												
STRESS	ABV	#	NOTES	SAMPLE SIZE / LOT	NUMBER OF LOTS	ACCEPT CRITERIA	TEST METHOD	ADDITIONAL REQUIREMENTS					
Wire Bond Shear	WBS	C1	H, P <u>, B</u> , D, G <u>, C</u>	- 30 bond			AEC Q100-001 AEC Q003	At appropriate time interval for each bonder to be used.					
Wire Bond Pull	WBP	C2	H, P <u>, B,</u> D, G <u>, C</u>	minimum o		С <sub>РК</sub> >1.67 or 0 Fails after TC (test #A4)	MIL-STD883 Method 2011 AEC Q003	Condition C or D. For Au wire diameter ≥1mil, minimum pull strength after TC = 3 grams. For Au wire diameter <1mil, refer to Figure 2011-1 in MIL-STD-883 Method 2011 as a guideline for minimum pull strength. For Au wire diameter <1mil, wire bond pull shall be performed with the hook over the ball bond and not at mid-wire.					
Solderability	SD	C3	H, P, <u>B</u> , D, G, <u>F</u>	15	1	<u>per</u> J-STD-002	JEDEC J-STD-002	If burn-in screening is normally performed on the device before shipment, samples for SD must first undergo burn-in <u>or</u> equivalent high temperature baking.					
Physical Dimensions	PD	C4	H, P, <u>B</u> , G, <u>F</u>	10	3	Срк >1.67	JEDEC JESD22-B100 and B108 AEC Q003	See applicable JEDEC standard outline and individual device spec for significant dimensions and tolerances.					
Solder Ball Shear	SBS	C5	B <u>, D, G,</u> <u>F</u>	5 balls from a min. of 10 devices	3	Срк >1.67	AEC Q100-010 AEC Q003	PC thermally (two reflow cycles) before integrity (mechanical) testing. Refer to J-STD-020 for Pb-free reflow profiles to be used for this test.					
Lead Integrity	LI	C6	H, P, D, G	10 leads from each of 5 parts	1	No lead breakage or cracks	JEDEC JESD22-B105	Not required for surface mount devices. Only required for through-hole devices.					
Bump Shear Test	<u>BST</u>	<u>C7</u>	<u>D, F</u>	20 bumps/p minimum o		<u>С<sub>РК</sub> &gt;1.67</u>	<u>JEDEC</u> JESD22-B117 or equivalent <u>AEC-Q003</u>	JESD22-B117, Ball Shear, is a reference method. The data, test method, calculations and internal criteria should be available to the user upon request for new technologies.					

**Component Technical Committee** 

	TEST GROUP D – DIE FABRICATION RELIABILITY TESTS											
STRESS	ABV	#	NOTES	SAMPLE SIZE / LOT	NUMBER OF LOTS	ACCEPT CRITERIA	TEST METHOD	ADDITIONAL REQUIREMENTS				
Electromigration	ЕМ	D1						The data, test method, calculations and internal criteria should be available to the user upon request for new technologies.				
Time Dependent Dielectric Breakdown	TDDB	D2						The data, test method, calculations and internal criteria should be available to the user upon request for new technologies.				
Hot Carrier Injection	НСІ	D3						The data, test method, calculations and internal criteria should be available to the user upon request for new technologies.				
Bias Temperature Instability	BTI	D4						The data, test method, calculations and internal criteria should be available to the user upon request for new technologies.				
Stress Migration	SM	D5						The data, test method, calculations and internal criteria should be available to the user upon request for new technologies.				

**Component Technical Committee** 

	TEST GROUP E – ELECTRICAL VERIFICATION TESTS											
STRESS	ABV	#	NOTES	SAMPLE SIZE / LOT	NUMBER OF LOTS	ACCEPT CRITERIA	TEST METHOD	ADDITIONAL REQUIREMENTS				
Pre- and Post-Stress Function/Parameter	TEST	E1	H, P, B, N, G <u>, F</u>	All	All	0 Fails	Test program to supplier data sheet or user specification	Test is performed as specified in the applicable stress reference and the additional requirements in Table 2 and illustrated in Figure 2. Test software used shall meet the requirements of Q100-007. All electrical testing before and after the qualification stresses are performed to the limits of the individual device specification in temperature and limit value.				
Electrostatic Discharge Human Body Model	нвм	E2	H, P, B, D <u>. F</u>	See Test Method	1	Target: 0 Fails 2KV HBM (Classification 2 or better) <u>For ≤ 28nm or RF</u> <u>operating</u> <u>frequency:</u> <u>1KV HBM</u> (Classification <u>1C or better)</u>	AEC Q100-002	TEST before and after ESD at room and hot temperature.Device shall be classified according to the maximum withstand voltage level and documented in the supplier qualification report.Device levels below specified targets (2KV or 1KV) require specific user approval. Refer to Section 1.3.1.Referring to a target level below 2kV (Classification 2) must be reported in the data sheet.Rationale for classifying a pin as operating at RF frequency shall be provided to the user upon request. JEDEC JEP155 can provide further guidance.				
Electrostatic Discharge Charged Device Model	CDM	E3	H, P, B, D <u>. F</u>	See Test Method	1	Target:         0 Fails <u>Test</u> <u>Condition</u> 750         corner pins, <u>Test</u> <u>Condition</u> 500         all other pins         (Classification         C <u>2A</u> or better) <u>For ≤ 28nm or</u> <u>RF operating</u> <u>frequency:</u> <u>Test</u> <u>Condition 250</u> (Classification <u>Classification</u> <u>C1 or better</u> )	AEC Q100-011	TEST before and after ESD at room and hot temperature. Device shall be classified according to the maximum withstand test condition and documented in the supplier qualification report. Device levels below specified targets (Test Condition 500 or 250) require specific user approval. Refer to Section 1.3.1. Referring to a target level below Test Conditions 750/500 (Classification C2A) must be reported in the data sheet. Rationale for classifying a pin as operating at RF frequency shall be provided to the user upon request. JEDEC JEP157 can provide further guidance.				

**Component Technical Committee** 

	TEST GROUP E – ELECTRICAL VERIFICATION TESTS (CONTINUED)											
STRESS	ABV	#	NOTES	SAMPLE SIZE / LOT	NUMBER OF LOTS	ACCEPT CRITERIA	TEST METHOD	ADDITIONAL REQUIREMENTS				
Latch-Up	LU	E4	H, P, B, D <u>, F</u>	<u>3</u>	1	0 Fails	AEC Q100-004	See attached procedure for details on how to perform the test. TEST before and after LU at room and hot temperature.				
Electrical Distributions	ED	E5	H, P, B, <u>F</u>	30	3	Where applicable, С <sub>РК</sub> >1.67	AEC Q100-009 AEC Q003	Supplier and user to mutually agree upon electrical parameters to be measured and accept criteria. <b>TEST at room, hot, and cold temperature.</b>				
Fault Grading	FG	E6				AEC Q100-007 unless otherwise specified	AEC Q100-007	For production testing, see Q100-007 for test requirements.				
Characterization	CHAR	E7					AEC Q003	To be performed on new technologies and part families.				
Electromagnetic Compatibility	EMC	E9		1	1		SAE J1752/3 – Radiated Emissions	See Appendix 5 for guidelines on determining the applicability of this test to the device to be qualified. This test and its accept criteria is performed per agreement between user and supplier on a case-by-case basis.				
Short Circuit Characterization	SC	E10	D, G	10	3	0 Fails	AEC Q100-012	<b>Applicable to all smart power devices.</b> This test and statistical evaluation (see Section 4 of Q100-012) shall be performed per agreement between user and supplier on a case-by-case basis.				
Soft Error Rate	SER	E11	H, P, D, G	3	1		JEDEC Un-accelerated: JESD89-1 or Accelerated: JESD89-2 & JESD89-3	Applicable to devices with memory sizes ≥1Mbit SRAM or DRAM based cells. Either test option (un-accelerated or accelerated) can be performed, in accordance to the referenced specifications. This test and its accept criteria is performed per agreement between user and supplier on a case-by-case basis. Final test report shall include detailed test facility location and altitude data.				
Lead (Pb) Free	LF	E12	L	See Test Method	See Test Method	See Test Method	AEC Q005	Applicable to ALL Pb-free devices. Note the recommendations for all related solderability, solder heat resistance and whisker requirements.				

**Component Technical Committee** 

TEST GROUP F – DEFECT SCREENING TESTS											
STRESS	ABV	#	NOTES	SAMPLE SIZE / LOT	NUMBER OF LOTS	ACCEPT CRITERIA	TEST METHOD	ADDITIONAL REQUIREMENTS			
Process Average Testing	ΡΑΤ	F1					AEC Q001	The supplier determines the sample sizes and accept criteria per the test methods. If these tests are not possible for a given			
Statistical Bin/Yield Analysis	SBA	F2					AEC Q002	part, the supplier must provide justification. The supplier must perform some variant of PAT and SBA that meets the intent of the guideline.			
		Т	EST GR	0UP G – (	CAVITY P	ACKAGE	INTEGRITY 1	TESTS			
STRESS	ABV	#	NOTES	SAMPLE SIZE / LOT	NUMBER OF LOTS	ACCEPT CRITERIA	TEST METHOD	ADDITIONAL REQUIREMENTS			
Mechanical Shock	MS	G1	H, D, G <u>,</u> <u>W</u>	15	1	0 Fails	JEDEC JESD22-B <u>110</u>	Y1 plane only, 5 pulses, 0.5 msec duration, 1500 g peak acceleration. <b>TEST before and after at room temperature.</b>			
Variable Frequency Vibration	VFV	G2	H, D, G <u>,</u> <u>W</u>	15	1	0 Fails	JEDEC JESD22-B103	20 Hz to 2 KHz to 20 Hz (logarithmic variation) in >4 minutes, 4X in each orientation, 50 g peak acceleration. <b>TEST before</b> and after at room temperature.			
Constant Acceleration	CA	G3	H, D, G <u>.</u> <u>W</u>	15	1	0 Fails	MIL-STD-883 Method 2001	Y1 plane only, 30 K g-force for <40 pin packages, 20 K g-force for 40 pins and greater. <b>TEST before and after at room temperature.</b>			
Gross/Fine Leak	GFL	G4	H, D, G	15	1	0 Fails	MIL-STD-883 Method 1014	Any single-specified fine test followed by any single-specified gross test.			
Package Drop	DROP	G5	H, D, G <u>.</u> <u>W</u>	5	1	0 Fails		Drop part on each of 6 axes once from a height of 1.2m onto a concrete surface. This test is for MEMS cavity devices only. <b>TEST before and after DROP at room temperature.</b>			
Lid Torque	LT	G6	H, D, G	5	1	0 Fails	MIL-STD-883 Method 2024				
Die Shear	DS	G7	H, D, G <u>.</u> <u>W</u>	5	1	0 Fails	MIL-STD-883 Method 2019	To be performed before cap/seal for all cavity devices.			
Internal Water Vapor	IWV	G8	H, D, G	5	1	0 Fails	MIL-STD-883 Method 1018				

**Component Technical Committee** 

### Legend for Table 2

- Notes: **B** Required for Solder Ball Surface Mount Packaged (BGA) devices.
  - <u>**C**</u> Test conditions and sample sizes for Cu wire devices shall be per AEC-Q006.
  - **D** Destructive test, devices are not to be reused for qualification or production.
  - **<u>F</u>** Required for Flip-Chip BGA (substrate based) packaged devices.
  - **G** Generic data allowed. See <u>Section 2.3 and Appendix 1.</u>
  - H Required for hermetic packaged devices.
  - K Use method AEC-Q100-005 for preconditioning a stand-alone Non-Volatile Memory integrated circuit or an integrated circuit with a Non-Volatile Memory module.
  - L Required for Pb-free devices.
  - **N** Nondestructive test, devices can be used to populate other tests or they can be used for production.
  - **P** Required for plastic packaged devices.
  - **S** Required for surface mount plastic packaged devices.
  - <u>**W**</u> Required for wire bonded die only without overmolding at the wire.
  - # Reference Number for the particular test.
  - \* All electrical testing before and after the qualification stresses are performed to the limits of the individual device specification in temperature and limit value.

**Component Technical Committee** 

### Table 3: Process Change Qualification Guidelines for the Selection of Tests

- A2 Temperature Humidity Bias / HAST
- A3 Autoclave / Unbiased HAST
- Temperature Cycling A4
- A5 Power Temperature Cycling
- A6 High Temperature Storage Life
- B1 High Temperature Operating Life B2 Early Life Failure Rate
- C1 Wire Bond Shear
- Solderability C3 C4 Physical Dimensions
- C5 Solder Ball Shear

C2 Wire Bond Pull

- C6 Lead Integrity

- B3 NVM Endurance, Data Retention
- <u>C7</u> <u>Bump Shear</u> D1 Electromigration
- D2 Time Dependent Dielectric Breakdown
- **D3 Hot Carrier Injection Bias Temperature Instability** D4 D5 Stress Migration
- E2 Human Body Model ESD
- E3 Charged Device Model ESD
- Latch-up E4
- E5 Electrical Distribution
- E7 Characterization Electromagnetic Compatibility E9
- E10 Short Circuit Characterization
- Soft Error Rate E11
- E12 Pb-Free G1-G4 Mechanical Series
- G5 Package Drop
- G6 Lid Torque
- G7 Die Shear
- G8 Internal Water Vapor

Note: A letter or "•" indicates that performance of that stress test should be considered for the appropriate process change. Reason for not performing a considered test should be given in the qualification plan or results.

Table 2 Test #	A2	A3	A4	A5	A6	B1	B2	B3	G	C2	C3	C4	C5	C6	<u>C7</u>	D1	D2	D3	D4	D5	E2	E3	E4	E5	E7	E9	E10	E11	E12	G1- G4		GG	G7	89
Test Abbreviation	THB	AC	5	PTC	HTSL	НТОГ	ELFR	EDR	WBS	WBP	SD	Ы	SBS	5	BST	EM	TDDB	нсі	BTI	SM	НВМ	CDM	Γſ	ED	CHAR	EMC	sc	SER	ц	MECH	DROP	5	DS	M
DESIGN																																		
Active Element Design		٠	٠	М		•	•	DJ								D	D	D	D	D	•	•	•	•	•	•	•	•			F			
Circuit Rerouting			А	М																	•	•	•	•	٠	•	•							
Wafer Dimension/ Thickness			Е	М		•	•		Е	Е									•		Е	Е	Е	•										
WAFER FAB																																		
Lithography	٠		٠	М		•	G		•	•									•					٠										
Die Shrink	•	٠		М		•	•	DJ								•	•	•	•	•	٠	•	•	•	•	•	٠	٠						
Diffusion/Doping				М		•	G												•		٠	•	•	•	•									
Polysilicon			•	М		•		DJ											•		٠	•	•	•	•									
Metallization/Via/ Contacts	•	•	•	М		•			•	٠						•				•				•	•		•							
Passivation/Oxide/ Interlevel Dielectric	К	к	•	М		•	GN	DJ	к	•							•	•	•	•	•	•	•	•	•									
Backside Operation			٠	М		•															М	М	•		•					Н			н	
FAB Site Transfer	•	٠	٠	М		•	٠	J	•	٠						•	•	•	•	٠	٠	•	٠	•						Н			Н	
WAFER BUMPING																																		_
Redistribution Layer	•	•	٠	Μ	•										•									•										
Under Bump Metal	•	•	•	M	•										•									•										
Bump Material	•	•	•	M	•										•									•										
Bump Site Transfer	•	•	•	M	•										•									•										
ASSEMBLY																																		
Die Overcoat/ Underfill	•	•	•	М	•	•																						٠						Н
Leadframe Plating	•	٠	٠	М	•					С	•			•															L				Н	
Bump Material/ Metal System	•	٠	•	М	•	•						•	•															٠	L					
Leadframe Material		٠	٠	М	٠					•	•	•		٠													٠		L	Н			Н	
Leadframe Dimension		٠	٠	М							•	•		•													•		L	Н				
Wire Bonding	•	•	٠	Q	•				•	•														М			•			Н				
Die Scribe/ Separate	٠	٠	٠	М																														
Die Preparation/	•	٠		М		•			•	•																							н	
Package Marking											В																							
Die Attach	•	٠	٠	М		٠																		•			•		L	Н			Н	Н
Molding Compound	•	٠	•	М	•	•	•				•	•		•														•	L					
Molding Process	•	•	•	М	•	•					•	•		•															L					
Hermetic Sealing		Н	Н		Н							Н		Н																Н		Н		Н
New Package	•	•	•	М	•	•	•		•	•	•	•	Т	•							•	•		•			•		L	Н			Н	Н
Substrate/Interposer	•	٠	٠	М	•	•			•	•			Т																L	Н			Н	Н
Assembly Site Transfer	•	•	•	м		•	•		•	•	•	•	Т	•										•					L	Н			Н	н

Only for peripheral routing

В For symbol rework, new cure time, temp

С If bond to leadfinger D Design rule change

A

Е Thickness only F

Hermetic only

G

н

MEMS element only

Only from non-100% burned-in parts

- EPROM or E<sup>2</sup>PROM J. Κ
- Passivation only 1
  - For Pb-free devices only
  - For devices requiring PTC
- Ν Passivation and gate oxide Q Wire diameter decrease
  - For Solder Ball SMD only
- Μ
- т

**Component Technical Committee** 

### Appendix 1: Definition of a Product Qualification Family

AECQ100 provides the following guideline for use of generic data to accelerate and streamline the qualification process for suppliers and <u>users</u>. Suppliers and <u>users</u> can use this guideline to reach mutual agreement on how to utilize generic data when it is appropriate.

For devices to be categorized in a product qualification family, they all must share the same major product, process and materials elements as defined below. The qualification of a particular product will be defined within, but not limited to, the categories listed below. Critical product functional details as defined in Section A1.1 and critical process steps and materials as defined in Sections A1.2 and A1.3 do not need to be matched exactly, but shall cover worst cases in application of the family generic data through technical justification.

All products in the same product qualification family are qualified by association when one family member successfully completes qualification with the exception of the device specific requirements of Section 4.2.

For broad changes that involve multiple attributes (e.g., site, materials, processes), refer to Section A1.5 of this appendix and Section 2.4 of Q100, which allows for the selection of worst-case test vehicles to cover all the possible permutations.

### A1.1 Product

- a. Product functionality (e.g., Op-Amp, regulator, microprocessor, Logic HC/TTL)
- b. Operating supply voltage range(s)
- c. Specified operating temperature range
- d. Specified operating frequency range
- e. Design library cells for the fab technology
  - Memory IP (e.g., cell structure, building block)
  - Digital design library cells (e.g., circuit blocks, IO modules, ESD cells) and/or analog design library cells (e.g., active circuit elements, passive circuit elements) at data sheet voltage level(s) and at data sheet or better temperature range, and power dissipation
  - Speed/performance of the library cells
- f. Memory type(s) and sizes
- g. Design rules for active circuits under pads
- h. Other functional characteristics as defined by supplier

For parts specified to operate at different power supplies (e.g., 5.0 V and 3.3 V), product qualification family data should be presented for both supply ranges.

For parts specified to operate at different temperature ranges, three (3) lots of data from the product qualification family at the temperature of the device in the data sheet need to be presented with Table 2 E1 TEST data. Stress classification at the temperature specified in Q100 Table 2 groups A, B, E, and G must be equal to or higher than the device qualified. Three (3) lots of data from the product family at the frequency of the device in the data sheet need to be presented with Table 2 E1 TEST data at the temperature specified in Q100 Table 2 groups A, B, E, and G. All memory types must be demonstrated to be qualified over three (3) lots using largest memory size to be qualified for devices in the family. If the part to be qualified has a larger memory size than the one already qualified, the supplier must perform at least one lot of testing on the larger memory configuration.

**Component Technical Committee** 

#### A1.2 Fab Process

Each process technology (e.g., CMOS, NMOS, Bipolar) must be considered and qualified separately. No matter how similar, processes from one fundamental fab technology cannot be used for another. For BiCMOS devices, data must be taken from the appropriate technology based on the circuit under consideration.

"Worst case" family requalification with the appropriate tests is required when the process or a material is changed (see Table A1.1 and Table A1.2 for guidelines). The important attributes defining a fab process are listed below:

- a. Wafer Fab Technology (e.g., CMOS, NMOS, Bipolar)
- b. Wafer Fab Process consisting of the same attributes listed below:
  - Circuit element feature size (e.g., layout design rules, die shrinks, contacts, gates, isolations)
  - Substrate (e.g., orientation, doping, epi, wafer size)
  - Number of masks (supplier must show justification for waiving this requirement)
  - Lithographic process (e.g., contact vs. projection, E-beam vs. X-ray, photoresist polarity)
  - Doping process (e.g., diffusion vs. ion implantation)
  - Gate structure, material and process (e.g., polysilicon, metal, salicide, wet vs. dry etch)
  - Polysilicon material, thickness range & number of levels
  - Oxidation process and thickness range (e.g., gate & field oxides)
  - Interlayer dielectric material & thickness range
  - Metallization material, thickness range & number of levels
  - Passivation process (e.g., passivation oxide opening), material, & thickness range
  - Die backside preparation process & metallization

#### c. Wafer Fab Site

#### A1.3 Assembly Process – Plastic, Ceramic, or Flip-Chip BGA

The processes for plastic and ceramic package technologies must be considered and qualified separately. For devices to be categorized in a qualification family, they all must share the same major process and material elements as defined below. Family requalification with the appropriate tests is required when the process or a material is changed. The supplier must submit technical justification to the user to support the acceptance of generic data with pin (ball) counts, die sizes, substrate dimensions/material/thickness, paddle sizes and die aspect ratios different than the device to be qualified. The supplier must possess technical data to justify the acceptance of generic data. The important attributes defining a qualification family are listed below:

- a. Package Type (e.g., DIP, SOIC, PLCC, QFP, PGA, PBGA, FC-BGA)
  - Worst case within same package type (e.g., package warpage due to coefficients of thermal expansion mismatch)
  - Range of paddle (flag) size (maximum & minimum dimensions) qualified for the die size/aspect ratio under consideration
  - Substrate base material (e.g., PBGA, FC-BGA)
  - Non-packaged devices (e.g., bare die, WL-CSP) are outside the scope of this section.
- b. Assembly Process consisting of the same attributes listed below:
  - Leadframe base material
  - Leadframe plating process & material (internal & external to the package)
  - Die header / Thermal pad material
  - Die attach material
  - Wire bond material & diameter
  - Wire bond method, presence of downbonds, & process

**Component Technical Committee** 

- Plastic mold compound material, organic substrate material, or ceramic package material
- Solder Ball metallization system (if applicable)
- Heatsink type, material, & dimensions
- Underfill material
- Redistribution layer, under bump metallization (UBM), and bump material
- <u>Thermal interface material for lidded FCBGA</u>
- Plastic Mold Compound Supplier/ID
- Die Preparation/Singulation
- c. Assembly Site

### A1.4 Qualification/Requalification Lot Requirements

	I
Part Information	Lot Requirements for Qualification
New device and no applicable generic data.	Lot and sample size requirements per Table 2.
A part in a product family is qualified with 3 lots of generic data. The part to be qualified is less complex and meets the product Family Qualification Definition per Appendix 1.	Only device specific tests as defined in Section 4.2 are required. Lot and sample size requirements per Table 2 for the required tests.
A part in a product family is qualified with 3 lots of generic data. The part to be qualified is slightly more complex, with similar product functionality, meeting the product family qualification definition per Appendix 1. Examples for one (1) lot wafer / assembly qualification, would be, increasing ADC performance from 12 to 14 bits or package pin count from 16 to 20.	Review Table 3 to determine which tests from Table 2 should be considered. One (1) lot wafer / assembly lot and sample sizes per Table 2 for the required tests.
Part process change.	Review Table 3 to determine which tests from Table 2 should be considered. Lot and sample sizes per Table 2 for the required tests.
Part was environmentally tested to all the test extremes, but was electrically end-point tested at a temperature less than the Grade required.	The electrical end-point testing on at least 3 lots (that completed qualification testing) must meet or exceed the temperature extremes for the device Grade required. Sample sizes shall be per Table 2.
Qualification/Requalification involving multiple sites.	Refer to Appendix 1, Section A1.5.
Qualification/Requalification involving multiple families.	Refer to Appendix 1, Section A1.5.

### Table A1.1: Part Qualification/Requalification Lot Requirements

**Component Technical Committee** 

### Table A1.2: Examples for Generic Data Use

The cases listed in the generic data portion of the table signify those scenarios in which a product and site combination has been previously qualified and generic data exists. The use options of generic data described in each case define the allowable generic data for device A<sub>n</sub> in the qualification portion of the table.

Guidelines for using Table A1.2:

- 1. Product An is a product to be qualified that belongs to Product Family A.
- Product A<sub>1</sub> should be representative of the product family, possibly a more complex case family part (e.g., 60V regulator vs. 45V regulator, 8 channel vs. 4 channel amplifier) that would cover most, if not all, other family parts.
- 3. Same Fab is same process node and materials. Different Fab has one or more different process elements.
- 4. Same Assembly is same process, materials and package type. Different Assembly has one or more different process, material elements or package elements.
- 5. New test is qualification tests per Section 4.1
- 6. Fab process C1 is the same as C except for one or more different elements (e.g., Al to Cu metal).
- 7. Assembly process E<sub>1</sub> is the same as E except for one or more different elements (e.g. Al to Cu bond wire, mold compound).
- 8. Product B is functionally different from Product A (e.g., logic vs. analog, voltage regulator vs. amplifier).
- 9. Increased product complexity can decrease the applicability for portion of the table below.

Case	Description	Product	Fab Site	Assembly Site	Min. Lots of Data Needed for Qualification	Product/Process (defined in Appendix A1)
New Device / Product	This is the unqualified device / product	An	С	E	3	<ul> <li>1 lot ESD and LU; 3 lots ED AC(E) and 1 lot HTOL minimum on AnCE in addition to below for all cases</li> </ul>

### New Qualification Scenario (Definition of Part to be Qualified)

### Previously Qualified Scenario (Existing Generic Data)

Case	Description	Product	Fab Site	Assembly Site	Lots of Generic Data Available	Use Options of Generic Data
1	B from a different product family	В	С	Е	3	No Option • 3 lots A <sub>n</sub> CE (new test)
2A	B from a different	5	С	F	3	No Option <ul> <li>3 lots using An (new test)</li> </ul>
2B	product family	В	D	E	3	No Option <ul> <li>3 lots AnCE (new test)</li> </ul>
3	Different Fab Process and different site as A <sub>1</sub> Different Assembly and different site as A <sub>1</sub>	A <sub>1</sub>	D	F	3	No Option <ul> <li>3 lots using An (new test)</li> </ul>

**Component Technical Committee** 

### Table A1.2: Examples for Generic Data Use (Continued)

Case	Description	Product	Fab Site	Assembly Site	Lots of Generic Data Available	Use Options of Generic Data			
4A	One or more elements of the fab process is different than the base process Same Assembly Process and site as A <sub>1</sub>		C <sub>1</sub>	E	3	<ul> <li>3 lots AnCE (new test) OR</li> <li>2 lots AnCE (new test) + 2 lots A1C1E (generic) OR</li> <li>1 lot AnCE (new test) + 3 lots A1C1E (generic)</li> </ul>			
4B	Same Fab Process and same site as A <sub>1</sub> One or more elements of the assembly process is different than the base process E	A1	С	E1	3	<ul> <li>3 lots AnCE (new test) <ul> <li>3 lots AnCE (new test)</li> <li>2 lots AnCE (new test)</li> <li>2 lots AnCE (new test)</li> <li>4 lots AnCE (new test)</li> <li>1 lot AnCE (new test)</li> <li>3 lots AnCE (new test)</li> <li>4 lots AnCE (new test)</li> </ul> </li> </ul>			
5A	Same Fab Process and site as A <sub>n</sub> Same Assembly Process but different site as A <sub>n</sub>	4	С	F	3	<ul> <li>3 lots AnCE (new test) OR</li> <li>2 lots AnCE (new test) + 2 lots A1CF (generic) OR</li> <li>1 lot AnCE (new test) + 3 lots A1CF (generic)</li> </ul>			
5B	Same Fab Process, but different site as An Same Assembly Process and site as An	A <sub>1</sub>	D	E	3	<ul> <li>3 lots AnCE (new test) OR</li> <li>2 lots AnCE (new test) + 2 lots A1DE (generic) OR</li> <li>1 lot AnCE (new test) + 3 lots A1DE (generic)</li> </ul>			
6	Same Fab Process and site as An Same Assembly Process and site as An	A <sub>1</sub>	С	E	3	• 3 lots A <sub>1</sub> CE (Generic)			

Previously Qualified Scenario (Existing Generic Data) (continued)

**Component Technical Committee** 

### A1.5 Qualification of Changes in Multiple Sites and Families

#### A1.5.1 Multiple Sites

When the specific product or process attribute to be qualified or requalified will affect more than one wafer fab site or assembly site, a minimum of one lot of testing per affected site is required.

#### A1.5.2 Multiple Families

When the specific product or process attribute to be qualified or requalified will affect more than one wafer fab family or assembly family, the qualification test vehicles should be: 1) One lot of a single device type from each of the families that are projected to be most sensitive to the changed attribute, or 2) Three lots total (from any combination of acceptable generic data and stress test data) from the most sensitive families if only one or two families exist.

Below is the recommended process for qualifying changes across many process and product families:

- a. Identify all products affected by the proposed process changes.
- b. Identify the critical structures and interfaces potentially affected by the proposed process change.
- c. Identify and list the potential failure mechanisms and associated failure modes for the critical structures and interfaces (see the example in Table A1.3). Note that steps (a) to (c) are equivalent to the creation of an FMEA.
- d. Define the product groupings or families based upon similar characteristics as they relate to the structures and device sensitivities to be evaluated, and provide technical justification to document the rationale for these groupings.
- e. Provide the qualification test plan, including a description of the change, the matrix of tests, and the representative products that will address each of the potential failure mechanisms and associated failure modes.
- f. Robust process capability must be demonstrated at each site (e.g., control of each process step, capability of each piece of equipment involved in the process, equivalence of the process step-by-step across all affected sites) for each of the affected process steps.

### Table A1.3: Example of Failure Mode/Mechanism List for a Passivation Change

Critical Structure or Interface	Potential Failure Mechanism	Associated Failure Modes	On These Products	
Passivation to Mold	Passivation Cracking - Corrosion	Functional Failures	All Die	
Compound Interface	Mold Compound - Passivation Delamination	Corner Wire Bond Failures	Large Die	
Passivation to	Stress-Induced Voiding	Functional Failures	Die with Minimum Width Metal Lines	
Metallization Interface	Ionic Contamination	Leakage, Parametric Shifts	All Die	
Polysilicon and Active Resistors	Piezoelectric Leakage	Parametric Shifts (e.g., Resistance, Gain, Offset)	Analog Products	

**Component Technical Committee** 

### Appendix 2: Q100 Certification of Design, Construction and Qualification

#### Supplier Name:

#### Date:

The following information is required to identify a device that has met the requirements of AEC-Q100. Submission of the required data in the format shown below is optional. All entries must be completed; if a particular item does not apply, enter "Not Applicable". An editable template can be downloaded from the AEC website at http://www.aecouncil.com.

#### This template is available as a stand-alone document.

Item Name	Supplier Response
1. User's Part Number:	
2. Supplier's Part Number/Data Sheet:	
3. Device Description:	
4. Wafer/Die Fab Location & Process ID:	
<ul> <li>a. Facility name/plant #:</li> </ul>	
b. Street address:	
c. Country:	
5. Wafer Probe Location:	
<ul> <li>a. Facility name/plant #:</li> </ul>	
b. Street address:	
c. Country:	
6. Assembly Location & Process ID:	
<ul> <li>a. Facility name/plant #:</li> </ul>	
b. Street address:	
c. Country:	
7. Final Quality Control A (Test) Location:	
a. Facility name/plant #:	
b. Street address:	
c. Country:	
8. Wafer/Die:	
a. Wafer size:	
b. Die family:	
c. Die mask set revision & name:	
d. Die photo:	See attached Not available
9. Wafer/Die Technology Description:	
a. Wafer/Die process technology:	
b. Die channel length:	
c. Die gate length:	
d. Die supplier process ID (Mask #):	
e. Number of transistors or gates:	
f. Number of mask steps:	
10. Die Dimensions:	
a. Die width:	
b. Die length:	
c. Die thickness (finished): 11. Die Metallization:	
<ul><li>a. Die metallization material(s):</li><li>b. Number of layers:</li></ul>	
c. Thickness (per layer):	
d. % of alloys (if present):	
12. Die Passivation:	
a. Number of passivation layers:	
<ul><li>b. Die passivation material(s):</li></ul>	
c. Thickness(es) & tolerances:	

AEC - Q100 - REV-<u>J</u> August 11, 2023

# Automotive Electronics Council -

**Component Technical Committee** 

<u>12a. Wafer Bump:</u>	
a. UBM stack & thickness:	
b. UBM dimensions:	
c. Bump dimensions:	
d. Bump material:	
13. Die Overcoat Material (e.g., Polyimide):	
14. Die Cross-Section Photo/Drawing:	See attached 🗌 Not available 🗌
15. Die Prep Backside:	
a. Die prep method:	
b. Die metallization:	
c. Thickness(es) & tolerances:	
16. Die Separation Method:	
a. Kerf width (μm):	
b. Kerf depth (if not 100% saw):	
c. Saw method:	Single Dual
17. Die Attach:	
a. Die attach material ID:	
b. Die attach method:	
c. Die placement diagram:	See attached Not available
18. Package:	
a. Type of package (e.g., plastic, ceramic,	
<u>flip-chip,</u> unpackaged): b. Ball/lead count:	
c. JEDEC designation (e.g., MS029,	
MS034):	
d. Lead (Pb) free (< 0.1% homogenous	
material):	Yes 🗌 No 🗌
e. Package outline drawing:	See attached See attached See attached
19. Mold Compound:	
a. Mold compound supplier & ID:	
b. Mold compound type:	
c. Flammability rating:	UL 94 V1 🗍 UL 94 V0 🗍
d. Fire Retardant type/composition:	
e. Tg (glass transition temperature)(°C):	
f. CTE (above & below Tg)(ppm/°C):	CTE1 (above Tg) = CTE2 (below Tg) =
20. Wire Bond:	
a. Wire bond material:	
b. Wire bond diameter (mils):	
c. Type of wire bond at die:	
d. Type of wire bond at leadframe:	
e. Wire bonding diagram:	See attached 🗌 Not available 🗌
21. Leadframe (if applicable):	
a. Paddle/flag material:	
b. Paddle/flag width (mils):	
c. Paddle/flag length (mils):	
d. Paddle/flag plating composition:	
e. Paddle/flag plating thickness (μinch):	
f. Leadframe material:	
g. Leadframe bonding plating composition:	
h. Leadframe bonding plating thickness	
<ul> <li>h. Leadframe bonding plating thickness (μinch):</li> </ul>	
h. Leadframe bonding plating thickness	

**Component Technical Committee** 

22. Substrate (if applicable):	
a. Substrate material (e.g., FR5, BT):	
b. Substrate thickness (mm):	
c. Number of substrate metal layers:	
<ul> <li>Plating composition of ball solderable surface:</li> </ul>	
e. Panel singulation method:	
f. Solder ball composition:	
g. Solder ball diameter (mils):	
23. Unpackaged Die (if not packaged):	
a. Under Bump Metallurgy (UBM)	
composition:	
b. Thickness of UBM metal:	
<ul><li>c. Bump composition:</li><li>d. Bump size:</li></ul>	
24. Header Material (if applicable):	
25. Thermal Resistance:	
a. $\theta_{JA}$ °C/W (approx):	
b. θ <sub>JC</sub> °C/W (approx):	
c. Special thermal dissipation construction	
techniques:	
26. Test circuits, bias levels, & operational	
conditions imposed during the supplier's life	See attached Not available
and environmental tests:	
27. Fault Grade Coverage (%)	<u>%</u> Not digital circuitry □
28. Maximum Process Exposure Conditions:	* Note: Temperatures are as measured on the center of the plastic package body top surface.
a. MSL @ rated SnPb temperature:	at °C (SnPb)
b. MSL @ rated Pb-free temperature:	at °C (Pb-free)
c. Maximum dwell time @ maximum	
process temperature:	
Attachments:	Requirements:
Die Photo	1. A separate Certification of Design, Construction &
Package Outline Drawing	Qualification must be submitted for each P/N, wafer
	fab, and assembly location.
Die Cross-Section Photo/Drawing	
Wire Bonding Diagram	2. Design, Construction & Qualification shall be
Die Placement Diagram	signed by the responsible individual at the supplier
Test Circuits, Bias Levels, &	who can verify the above information is accurate and complete. Type name and sign below.
Conditions	complete. Type name and sigh below.
Completed by: Date:	Certified by: Date:
Typed or	
Printed:	
Signature:	
Title:	

**Component Technical Committee** 

### Appendix 3: Plastic Package Opening for Wire Bond Testing

#### A3.1 Purpose

The purpose of this Appendix is to define a guideline for opening plastic packaged devices so that reliable wire pull or bond shear results will be obtained. This method is intended for use in opening plastic packaged devices to perform wire pull testing after temperature cycle testing or for bond shear testing.

#### A3.2 Materials and Equipment

#### A3.2.1 Etchants

Various chemical strippers and acids may be used to open the package dependent on your experience with these materials in removing plastic molding compounds. Red Fuming Nitric Acid has demonstrated that it can perform this function very well on novolac type epoxies, but other materials may be utilized if they have shown a low probability for damaging the bond pad material.

#### A3.2.2 Plasma Strippers

Various suitable plasma stripping equipment can be utilized to remove the plastic package material.

#### A3.3 Procedure

- a. Using a suitable end mill type tool or dental drill, create a small impression just a little larger than the chip in the top of the plastic package. The depth of the impression should be as deep as practical without damaging the loop in the bond wires.
- b. Using a suitable chemical etchant or plasma etcher, remove the plastic material from the surface of the die, exposing the die bond pad, the loop in the bond wire, and at least 75% of the bond wire length. Do not expose the wire bond at the lead frame (these bonds are frequently made to a silver plated area and many chemical etchants will quickly degrade this bond making wire pull testing impossible).
- c. Using suitable magnification, inspect the bond pad areas on the chip to determine if the package removal process has significantly attacked the bond pad metallization. If a bond pad shows areas of missing metallization, the pad has been degraded and shall not be used for bond shear or wire pull testing. Bond pads that do not show attack can be used for wire bond testing.

**Component Technical Committee** 

### Appendix 4: Minimum Requirements for Qualification Plans and Results

The following information is required as a minimum to identify a device that has met the requirements of AEC-Q100 (see Appendix Templates 4A and 4B). Submission of data in this format is optional. However, if these templates are not used, the supplier must ensure that each item on the template is adequately addressed. The templates can be downloaded from the AEC website at http://www.aecouncil.com.

#### A4.1 Plans

- 1. Part Identification: Customer P/N and supplier P/N.
- 2. Site or sites at which life testing will be conducted.
- 3. List of tests to be performed (e.g., JEDEC method, Q100 method, MIL-STD method) along with conditions. Include specific temperature(s), humidity, and bias to be used.
- 4. Sample size and number of lots required.
- 5. Time intervals for end-points (e.g., 0 hour, 500 hour, 1000 hour).
- 6. Targeted start and finish dates for all tests and end-points.
- 7. Supplier name and contact.
- 8. Submission date.
- 9. Material and functional details and test results of devices to be used as generic data for qualification. Include rationale for use of generic data.

### A4.2 Results

All of above plus:

- 1. Date codes and lot codes of parts tested.
- 2. Process identification.
- 3. Fab and assembly locations.
- 4. Mask number or designation.
- 5. Number of failures and number of devices tested for each test.
- 6. <u>Reports on failure</u> analyses for all failures and <u>proven</u> corrective actions <u>if applicable</u> to be submitted with results.

AEC - Q100 - REV-<u>J</u> August 11, 2023

# Automotive Electronics Council

**Component Technical Committee** 

### Appendix Template 4A: AEC-Q100 Qualification Test Plan

Q100J QUALIFICATION TEST PLAN								
USER COMPANY:		<u> </u>		DATE:				
USER P/N:								
USER SPEC #:								
SUPPLIER COMPANY:								
SUPPLIER P/N:								
SUPPLIER FAMILY TYPE:			RE	ASON FOR QUALIFICATION:				
STRESS TEST	ABV	TEST#	TEST METHOD	Test Conditions/S.S. per Lot/# Lots (identify temp, RH, & bias)	REQUII S.S	REMENTS #LOTS	RESULTS Fails/S.S./# lots	
Preconditioning	PC	A1	JEDEC J-STD-020 JESD22-A113	Peak Reflow Temp. = Preconditioning used =	Min. I	MSL = 3	MSL =	
Temperature Humidity Bias or HAST	THB / HAST	A2	JESD22-A101/A110		77	3		
Autoclave or Unbiased HAST <u>or</u> Temperature Humidity	AC / UHST / <u>TH</u>	A3	JESD22-A102/A118 <u>/A101</u>		77	3		
Temperature Cycle	TC	A4	JESD22-A104		77	3		
Power Temperature Cycling	PTC	A5	JESD22-A105		45	1		
High Temperature Storage Life	HTSL	A6	JESD22-A103		45	1		
High Temperature Operating Life	HTOL	B1	JESD22-A108		77	3		
Early Life Failure Rate	ELFR	B2	AEC Q100-008		800	3		
NVM Endurance, Data Retention, & Operational Life	EDR	B3	AEC Q100-005		77	3		
Wire Bond Shear	WBS	C1	AEC Q100-001		5	1		
Wire Bond Pull Strength	WBP	C2	MIL-STD-883 - 2011		5	1		
Solderability	SD	C3	J-STD-002		15	1		
Physical Dimensions	PD	C4	JESD22-B100/B108		10	3		
Solder Ball Shear	SBS	C5	AEC Q100-010		10	3		
Lead Integrity	LI	C6	JESD22-B105		5	1		
Bump Shear	<u>BST</u>	<u>C7</u>	JESD22-B117	20 bumps/pillars from 5 devices	<u>5</u>	<u>1</u>		
Electromigration	EM	D1						
Time Dependent Dielectric Breakdown	TDDB	D2						
Hot Carrier Injection	HCI	D3						
Bias Temperature Instability	BTI	D4						
Stress Migration	SM	D5						
Pre- and Post-Stress Electrical Test	TEST	E1	Test to spec					
ESD - Human Body Model	HBM	E2	AEC Q100-002		See Te	st Method		
ESD - Charged Device Model	CDM	E3	AEC Q100-011		See Te	st Method		
Latch-Up	LU	E4	AEC Q100-004		<u>3</u>	1		
Electrical Distributions	ED	E5	AEC Q100-009		30	3		
Fault Grading	FG	E6	AEC-Q100-007					
Characterization	CHAR	E7	AEC Q003					
Electromagnetic Compatibility	EMC	E9	SAE J1752/3		1	1		
Short Circuit Characterization	SC	E10	AEC Q100-012		10	3		
Soft Error Rate	SER	E11	JESD89-1, -2, -3		3	1		
Lead Free	LF	E12	Q005					
Process Average Test	PAT	F1	AEC Q001					
Statistical Bin/Yield Analysis	SBA	F2	AEC Q002			1		
Hermetic Package Tests	MECH	G1-4	Series		15	1		
Package Drop	DROP	G5			5	1		
Lid Torque	LT	G6	MIL-STD-883 - 2024		5	1		
Die Shear Strength	DS	G7	MIL-STD-883 - 2019		5	1		
Internal Water Vapor	IWV	G8	MIL-STD-883 - 1018	Approved by:	5	1		
Supplier:				(User Engineer)				

**Component Technical Committee** 

### Appendix Template 4B: AEC-Q100 Generic Data

ective:			Package:						Qual Plan Ref #			
evice: st PN:			Fab/Assy/Test: Device Engr:						Date Prepared Prepared by			
skset:			Product Engr:						Date Approved	:		
e Size:			Component Engr:						Approved by	:		
	1.51/		End-Point	Sample	# of	Total #	Part to be	Differences	Generic	Differences	Generic	Differences
Test #	ABV	Q100 Test Conditions	Requirements	Size/Lot	Lots		Qualified	from Q100	Family part A		Family part B	
A1	PC	JEDEC J-STD-020	TEST = ROOM	All surface mount parts prior to A2, A3, A4, A5								
A2	THB / HAST	JESD22-A101/A110	TEST = ROOM and HOT	77	3	231						
A3	AC / UHST / <u>TH</u>	JESD22- A102/A118 <u>/A101</u>	TEST = ROOM	77	3	231						
A4	TC	JESD22-A104	TEST = HOT	77	3	231						
A5	PTC	JESD22-A105	TEST = ROOM and HOT	45	1							
A6	HTSL	JESD22-A103	TEST = ROOM and HOT	45	1							
B1	HTOL	JESD22-A108	TEST = ROOM, COLD, and HOT	77	3	231						
B2	ELFR	AEC Q100-008	TEST = ROOM and HOT	800	3	2400						
В3	EDR	AEC Q100-005	TEST = ROOM and HOT	77	3	231						
C1	WBS	AEC Q100-001	Cpk>1. <u>67</u> and in SPC	An appropriate each bond								
C2	WBP	MIL-STD-883 – 2011										
C3	SD	J-STD-002	per J-STD-002	15	1	15						
C4	PD	JESD22-B100/B108	Cpk > 1. <u>67</u>	10	3	30						
C5	SBS	AEC Q100-010	Two reflow cycles before SBS									
C6	LI	JESD22-B105	No lead breakage or finish cracks	10 leads from each of 5	1	5						
<u>C7</u>	<u>BST</u>	JESD22-B117		20 bumps/pillars from each of 5	<u>1</u>	<u>5</u>						
D1	EM											
D2	TDDB											
D3	HCI											
D4	BTI											
D5	SM											
E1	TEST		All parametric and functional tests	All units	-	All						
E2	HBM	AEC Q100-002	TEST = ROOM and HOT		1	Var.						
E3	CDM	AEC Q100-011	TEST = ROOM and		1	Var.						
E3 E4	LU	AEC Q100-011	HOT TEST = ROOM and HOT	3	1	<u>3</u>						
E5	ED	AEC Q100-009	TEST = ROOM, HOT, and COLD	30	3	90						
E6	FG	AEC Q100-007										
E7	CHAR	AEC Q003				t						
E9	EMC	SAE J1752/3		1	1	1						
E10	SC	AEC Q100-012		10	3	30						
E11	SER	JESD89-1, -2, -3		3	1	3					İ	
E12	LF	Q005			-	1						
F1	PAT	AEC Q001		All units	-	All					İ	
F2	SBA	AEC Q002		All units	-	All						
G1	MS	JESD22-B104	TEST = ROOM	15	1	15						
G2	VFV	JESD22-B103	TEST = ROOM	15	1	15						
G3	CA	MIL-STD-883 - 2001	TEST = ROOM	15	1	15						
G4	GFL	MIL-STD-883 - 1014		15	1	15						
G5	DROP		TEST = ROOM	5	1	5						
G6	LT	MIL-STD-883 - 2024		5	1	5						
G7	DS	MIL-STD-883 - 2019		5	1	5						
G8	IWV	MIL-STD-883 - 1018		5	1	3						

**Component Technical Committee** 

### Appendix Template 4B: AEC-Q100 Generic Data (continued)

Part Attributes	Part to be Qualified	Generic Family Part A	Generic Family Part B
User Part Number			
Supplier Part Number			
	A1.1 Pi	oduct	
Product Functionality (e.g., Op- Amp, Regulator, Microprocessor, Logic – HC/TTL)			
Operating Supply Voltage Range(s)			
Specified Operating Temperature Range			
Specified Operating Frequency Range			
<sup>1</sup> Analog Design Library Cells (e.g., active circuit elements, passive circuit elements)			
<sup>1</sup> Digital Design Library Cells (e.g., circuit blocks, IO modules, ESD cells)			
Memory IP (e.g., cell structure, building block)			
Memory Type(s) & Size(s)			
Design Rules for Active Circuits under Pads			
Other Functional Characteristics (as defined by supplier)			
	A1.2 Fab	Process	
Wafer Fab Technology (e.g., CMOS, NMOS, Bipolar)			
Circuit Element Feature Size (e.g., layout design rules, die shrinks, contacts, gates, isolations)			
Substrate (e.g., orientation, doping, epi, wafer size)			
Maximum Number of Masks (supplier must show justification for waiving this requirement)			
Lithographic Process (e.g., contact vs. projection, E-beam vs. X-ray, photoresist polarity)			
Doping Process (e.g., diffusion vs. ion implantation)			
Gate Structure, Material & Process (e.g., polysilicon, metal, salicide, wet vs. dry etch)			
Polysilicon Material, Thickness Range, & Number of Levels			
Oxidation Process & Thickness Range (e.g., gate & field oxides)			
Interlevel Dielectric Material & Thickness Range			
Metallization Material, Thickness Range, & Maximum Number of Levels			
Passivation Process (e.g., passivation oxide opening), Material, & Thickness Range			
Die Backside Preparation Process & Metallization			
Wafer Fabrication Site			

**Component Technical Committee** 

### Appendix Template 4B: AEC-Q100 Generic Data (continued)

Part Attributes	Part to be Qualified	Generic Family Part A	Generic Family Part B
	A1.3 Assembly Process – Plast	ic <u>,</u> Ceramic <u>, or Flip-Chip BGA</u>	
Assembly Site			
Package Type (e.g., DIP, SOIC, QFP, PGA, PBGA <u>, FC-BGA</u> )			
Range of Paddle/Flag Size (maximum & minimum dimensions) Qualified for the Die Size/Aspect Ratio Under Consideration			
Worst Case Package (e.g., package warpage due to CTE mismatch)			
Substrate Base Material (e.g., PBGA <u>, FC-BGA</u> )			
Leadframe Base Material			
Die Header / Thermal Pad Material			
Leadframe Plating Material & Process (internal & external to the package)			
Die Attach Material			
Wire Bond Material & Diameter			
Wire Bond Method, Presence of Downbonds, & Process			
Plastic Mold Compound Material, Organic Substrate Material, or Ceramic Package Material			
Plastic Mold Compound Supplier/ID			
Solder Ball Metallization System (if applicable)			
Heatsink Type, Material, & Dimensions			
Underfill Material			
Redistribution Layer, UBM & Bump Material			
Die Preparation/Singulation			

Note 1: Design Library cells need to follow guidelines for temperature ranges, voltage ranges, speed, performance, and power dissipation as defined in Appendix 1.

**Component Technical Committee** 

### Appendix 5: Part Design Criteria to Determine Need for EMC Testing

#### A5.1 <u>EMC Part Design Criteria</u>

Use the following criteria to determine if a part is a candidate for EMC testing:

- a. Digital technology, LSI, products with oscillators or any technology that has the potential of producing radiated emissions capable of interfering with communication receiver devices. Examples include microprocessors, high speed digital IC's, FET's incorporating charge pumps, devices with watchdogs, and switch-mode regulator control and driver IC's.
- b. All new, requalified, or existing IC's that have undergone revisions from previous versions that have the potential of producing radiated emissions capable of interfering with communication receiver devices.

#### A5.2 EMC Part Design Factors

Examples of factors that would be expected to affect radiated emissions:

- Clock drive (internal or external) I/O Drive
- Manufacturing process or material composition that reduces rise/fall times (e.g., lower E dielectric, lower p metallization)
- Minimum feature size (e.g., die shrink)
- Package or pinout configuration
- Leadframe material

**Component Technical Committee** 

### Appendix 6: Part Design Criteria to Determine Need for SER Testing

#### A6.1 SER Part Design Criteria

Use the following criteria to determine if a part is a candidate for SER Testing:

- a. The part use application will have a significant radiation exposure such as an aviation application or extended service life at higher altitudes.
- b. SER testing is needed for devices with large numbers of SRAM or DRAM cells (≥ 1 Mbit). For example: Since the SER rates for a 130 nm technology are typically near 1000 FIT/MBIT, a device with only 1,000 SRAM cells will result in an SER contribution of ~1 FIT.

#### A6.2 SER Part Design Factors

Examples of factors that would be expected to affect SER results:

- a. Technology shrink to small Leffective.
- b. Package mold/encapsulate material.
- c. Bump material making die to package connections for Flip Chip package applications.
- d. Mitigating factors such as implementation of Error Correcting Code (ECC) and Soft Error Detection (SED).

#### A6.3 <u>New SER Testing</u>

Cases where new SER testing may be required:

a. Change in basic SRAM/DRAM transistor cell structure (e.g., L<sub>eff</sub>, well depth and dopant concentration, isolation method).

**Component Technical Committee** 

### Appendix 7: AEC-Q100 and the Use of Mission Profiles

#### A7.1 SCOPE

Successful completion of the test requirements in Table 2 allows the claim to be made that the part is AEC Q100 qualified. Additional testing may be agreed between <u>suppliers</u> and <u>users</u> depending on more demanding application environments. To address these more stringent conditions, application based Mission Profiles may be used for a reliability capability.

A mission profile is the collection of relevant environmental and functional loads that a component will be exposed to during its use lifetime.

#### A7.1.1 Purpose

This appendix provides information on an approach that can be used to assess the suitability of a component for a given application and its mission profile for unique requirements. The benefit of applying this approach is that, in the end, the reliability margin between the component (specification) space and the application (condition) space may be shown.

- Section A7.2 demonstrates the relation between AEC-Q100 stress conditions / durations and a typical example of a set of use life time and loading conditions.
- Section A7.3 describes the approach, supported by flow charts, which can be used for a reliability capability assessment starting from a mission profile description.

#### A7.1.2 References

• JEDEC JEP122 Failure Mechanisms and Models for Semiconductor Devices

#### A7.2 BASE CONSIDERATIONS

#### A7.2.1 Use Lifetime and Mission Profile

The use lifetime assumptions drawn here are an example used for demonstration purpose only. Many typical mission profiles will differ in one or more characteristics from what is shown below.

- service lifetime in years
- engine on-time in hours
- engine off time { idle} in hours
- non-operating time in hours
- number of engine on-off cycles
- service mileage

The mission profile itself is generated by adding information on thermal, electrical, mechanical and any other forms of loading under use conditions to the above lifetime characteristics. Examples of these and how they relate to the test conditions in Table 2 are shown in Table A7.1.

#### A7.2.2 Relation to AEC-Q100 Stress Test Conditions and Durations

The <u>example</u> basic calculations in Table A7.1 for each of the major stress tests demonstrate how one can derive suitable test conditions for lifetime characteristics based on reasonable assumptions for the loading. Caution should always be taken on use of excessive test conditions beyond those in Table 2, because they may induce unrealistic fail<u>ure</u> mechanisms and/ or acceleration. <u>Please note that the mission profile in Table A7.1 is for reference only, and should not be construed as absolute use conditions. It is highly recommended that a supplier consult with users in order to ensure the mission profile used is adequate for the intended applications.</u>

**Component Technical Committee** 

#### A7.3 METHOD TO ASSESS A MISSION PROFILE

This section demonstrates how to perform a more detailed reliability capability assessment in cases where the application differs significantly from existing and proven situations:

- Application has a demanding loading profile
- Application has an extended service lifetime requirement
- Application has a more stringent failure rate target over lifetime

These considerations may result in extended test durations. In addition, there may be components manufactured in new technologies and/or containing new materials that are not yet qualified. In such cases, unknown failure mechanisms may occur with different times-to-failure which may require different test methods and/or conditions and/or durations.

For these cases, two flow charts are available to facilitate both <u>the user</u> and <u>the supplier</u> in a reliability capability assessment:

- Flow Chart 1 in Figure A7.1 describes the process at <u>the supplier</u> to assess whether a new component can be qualified by AEC-Q100.
- Flow Chart 2 in Figure A7.2 describes (1) the process at <u>the user</u> to assess whether a certain electronic component fulfills the requirements of the mission profile of a new Electronic Control Unit (ECU); and (2) the process at <u>the supplier</u> to assess whether an existing component qualified according to AEC-Q100 can be used in a new application.

For details on how to apply this method, please refer to SAE J1879, SAE J1211, and/or ZVEI Handbook for Robustness Validation of Semiconductor Devices in Automotive Applications.

In summary, the flow charts result in the following three clear possible conclusions:

[A] AEC-Q100 test conditions do apply.

This part of the flow first provides the input for the assessment by generating the mission profile. A proper mission profile is the key for setting a meaningful test plan or performing any kind of reliability assessment.

Guidance for what should be taken into account is given in JESD94.

The decision for following the basic calculation flow should be based on the data which is available for the used technology. If the technology is mature, failure mechanisms are known and the models are well calibrated and mature, then the supplier shall do the basic calculation as described in the flow. The outcome is the proof that standard stress test conditions can be used.

Examples for cases when a basic calculation shall not be done but part B of the flow should be entered:

- Introduction of fundamental new materials/technologies (e.g., Si → SiC, Au wire → Cu wire, SiO2 → high k dielectric)
- Fundamental new field of application with specific dominant failure mechanisms (e.g., long operating at moderate temperatures and high humidity)

**Component Technical Committee** 

[B] Mission Profile specific test conditions may apply.

There are two entry points to part B of the flow:

- First, the technology or materials are unknown to the supplier and/or might introduce unknown/uncharacterized failure mechanisms or the current acceleration models have not been verified. Then, ability to apply the basic calculation must be demonstrated or would be considered invalid.
- <u>Second, the basic calculation indicates that the standard stress test conditions are not</u> <u>sufficient to validate the mission profile.</u>

In both cases a mission profile specific qualification test plan is required. The stress test conditions shall be derived by taking the mission profile, the relevant failure mechanisms and acceleration models into account.

JESD94 provides guidance to the selection of the relevant failure mechanisms as well as to deriving or selecting the appropriate reliability and acceleration models.

[C] Robustness Validation may be applied with detailed alignment between <u>user</u> and <u>supplier</u>.

The flow so far targets still a qualification according to the mission profile on a product level. There might be limitation of doing so. Reasons for not performing a full qualification on a product level might be but are not limited to:

- Occurrence of failure mechanisms with high and low acceleration in the same product. The stress test condition to cover the low accelerated mechanism, might lead to wear out with respect to the high accelerated mechanism making it impossible to prove the lifetime requirement for both mechanisms on product level.
- Extremely long test times due to extraordinary mission profile durations.
- Insufficient observability of a failure mechanism on product level.

In that case the use of advanced reliability methods using generic data generated using test vehicles is recommended. This data is typically gathered during technology development and can be reused for reliability prediction. The Robustness Validation flow provides guidance how to generate and use this data.

In addition, not shown in the flow charts, the expected end of life failure rate may be an important criterion. Regarding failure rates, the following points should be considered:

- No fails in 231 devices (77 devices from 3 lots) are applied as pass criteria for the major environmental stress tests. This represents an LTPD (Lot Tolerance Percent Defective) = 1, meaning a maximum of 1% failures at 90% confidence level.
- This sample size is sufficient to identify intrinsic design, construction, and/or material issues affecting performance.
- This sample size is NOT sufficient or intended for process control or PPM evaluation. Manufacturing variation failures (low ppm issues) are achieved through proper process controls and/or screens such as described in AEC-Q001 and AEC-Q002.
- Three lots are used as a minimal assurance of some process variation between lots. A monitoring process has to be installed to keep process variations under control.
- Sample sizes are limited by part and test facility costs, qualification test duration and limitations in batch size per test.

Component Technical Committee




Figure A7.1: Flow Chart 1 – Reliability Test Criteria for New Component

Component Technical Committee




Figure A7.2: Flow Chart 2 – Assessment of Existing, Qualified Component

**Component Technical Committee** 

### Table A7.1: Example Basic Calculations for AEC-Q100 Stress Test Conditions and Durations

Loading	Example Mission Profile Input	Stress Test	Stress Conditions	Acceleration Model (all temperatures in K, not in °C)	Model Parameters	Calculated Test Duration	Q100 Test Duration
Operation	t <sub>u</sub> = 12,000 hr (average operating use time over 15 yr) T <sub>u</sub> = 87°C (average junction temperature in use environment)	High Temperature Operating Life (HTOL)	T <sub>t</sub> = 125°C (junction temperature in test environment)	Arrhenius $A_{f} = \exp\left[\frac{E_{a}}{k_{B}} \bullet\left(\frac{1}{T_{u}} - \frac{1}{T_{t}}\right)\right]$ Also applicable for High Temperature Storage Life (HTSL) and NVM Endurance, Data Retention Bake, & Operational Life (EDR)	$E_a = 0.7 \text{ eV}$ (activation energy; 0.7 eV is a typical value, actual values depend on failure mechanism and range from -0.2 to 1.4 eV) $k_B = 8.61733 \times 10^{-5} \text{ eV/K}$ (Boltzmann's Constant)	$t_t = 1393 \text{ hr}$ (test time) $t_t = \frac{t_u}{A_f}$	1000 hr
Thermo- mechanical	$n_u = 54,750$ cls (number of engine on/off cycles over 15 yr of use) $\Delta T_u = 76^{\circ}C$ (average thermal cycle temperature change in use environment)	Temperature Cycling (TC)	$\Delta T_t = 205^{\circ}C$ (thermal cycle temperature change in test environment: -55^{\circ}C to +150^{\circ}C)	Coffin Manson $A_f = \left(\frac{\Delta T_t}{\Delta T_u}\right)^m$ Also applicable for Power Temperature Cycle (PTC)	m = 4 (Coffin Manson exponent; 4 is to be used for cracks in hard metal alloys, actual values depend on failure mechanisms and range from 1 for ductile to 9 for brittle materials)	$n_t = 1034 \text{ cls}$ (number of cycles in test) $\mathcal{N}_t = \frac{n_u}{A_f}$	1000 cls
Humidity (Option 1)	$t_{u} = 131,400 \text{ hr}$ (average on/off time over 15 yr of use) $RH_{u} = 74\%$ (average relative humidity in use environment) $T_{u} = 32^{\circ}C$ (average temperature in use environment: 9% @ 87^{\circ}C - time on and 91% @ 27^{\circ}C - time off)	Temperature Humidity Bias (THB)	RH <sub>t</sub> = 85% (relative humidity in test environment) T <sub>t</sub> = 85°C (ambient temperature in test environment)	Hallberg-Peck $A_{f} = \left(\frac{RH_{t}}{RH_{u}}\right)^{p} \bullet \exp\left[\frac{E_{a}}{k_{B}} \bullet \left(\frac{1}{T_{u}} - \frac{1}{T_{t}}\right)\right]$ Also applicable for Highly Accelerated Steam Test (HAST) and Unbiased Humidity Steam Test (UHST). See Notes.	p = 3 (Peck exponent, 3 is to be used for bond pad corrosion) $E_a = 0.8 \text{ eV}$ (activation energy; 0.8 eV is to be used for bond pad corrosion) $k_B = 8.61733 \times 10^{-5} \text{ eV/K}$ (Boltzmann's Constant)	$T_t = 960 \text{ hr}$ $t_t = \frac{t_u}{A_f}$	1000 hr

**Component Technical Committee** 

### Table A7.1: Example Basic Calculations for AEC-Q100 Stress Test Conditions and Durations (continued)

Loading	Example Mission Profile Input	Stress Test	Stress Conditions	Acceleration Model (all temperatures in K, not in °C)	Model Parameters	Calculated Test Duration	Q100 Test Duration
Humidity (Option 2)	$\label{eq:tu} \begin{array}{l} t_u = 131,400 \ \text{hr} \\ (average on/off time \\ over 15 \ \text{yr of use}) \end{array}$ $\begin{array}{l} RH_u = 74\% \\ (average relative \\ humidity in use \\ environment) \end{array}$ $\begin{array}{l} T_u = 32^\circ\text{C} \\ (average temperature \\ in use environment: \\ 9\% @ 87^\circ\text{C} - time on \\ and 91\% @ 27^\circ\text{C} - time off) \end{array}$	Highly Accelerated Steam Test (HAST)	RH <sub>t</sub> = 85% (relative humidity in test environment) T <sub>t</sub> = 130°C (ambient temperature in test environment)	Hallberg-Peck $A_{f} = \left(\frac{RH_{t}}{RH_{u}}\right)^{p} \bullet \exp\left[\frac{E_{a}}{k_{B}} \bullet \left(\frac{1}{T_{u}} - \frac{1}{T_{t}}\right)\right]$ Also applicable for Temperature Humidity Bias (THB) and Unbiased Humidity Steam Test (UHST). See Notes.	p = 3 (Peck exponent, 3 is to be used for bond pad corrosion) $E_a = 0.8 \text{ eV}$ (activation energy; 0.8 eV is to be used for bond pad corrosion) $k_B = 8.61733 \times 10^{-5} \text{ eV/K}$ (Boltzmann's Constant)	$T_t = 53 \text{ hr}$ $t_t = \frac{t_u}{A_f}$	96 hr

Notes:

- Autoclave (121°C/100%RH) is a highly accelerated test using a saturated moisture condition that will tend to uncover failure mechanisms not seen in normal use conditions. For this reason, autoclave is not a test whose test conditions can be derived through models and assumptions. The current test conditions were selected decades ago and the test has been used as part of a standard qualification ever since.
- Most Pressure Pot testing is performed with an AI Pressure Pot. Air purging is done at 100°C boiling water, and with both steam and liquid escaping from the vent. The chamber walls are not independently heated at all. Control of the chamber wall temperature; air purging procedure, during ramp-up; ramp-down temperature and pressure and overall temperature and pressure are key. In addition, when the test is ended the heater is turned off and the vent is opened. It takes about 3 minutes to fully vent the pot. A significant concern is that venting before the pot chamber drops to 100°C, can cause a pressure differential from the >100°C residual hot device and cause any water trapped in device void to create a pop-corning type of delamination.

**Component Technical Committee** 

## **Revision History**

<u>Rev #</u>	Date of change	Brief summary listing affected sections
-	June 9, 1994	Initial Release.
А	May 19, 1995	Added copyright statement. Revised Sections 2.3, 2.4.1, 2.4.4, 2.4.5, 2.8, 3.2 and 4.2, Tables 2, 3, 4 and Appendix 1, 2. Added Appendix 3.
В	Sept. 6, 1996	Revised Sections 1.1, 1.2.3, 2.3, 3.1, and 3.2.1, Tables 2, 3, and 4, and Appendix 2.
С	Oct. 8, 1998	Revised Sections 1.1, 1.1.3, 1.2.2, 2.2, 2.3, 2.4.2, 2.4.5, 2.6, 3.1, 3.2.1, 3.2.3, 2.3.4, 4.1, and 4.2, Tables 3 and 4, Appendix 2, and Appendix 3. Added Section 1.1.1, Figures 1, 2, and 3, and Test Methods Q100-008 and -009. Deleted Sections 2.7 and 2.8.
D	Aug. 25, 2000	Revised Sections 1.1 and 2.3, Figures 2, 3, and 4, Tables 2, 3, and 4, Appendix 1, and Appendix 2. Added Section 2.3.2, Test Methods Q100-010 and -011, and Figure 1.
Е	Jan. 31, 2001	Revised Figure 4.
F	July 18, 2003	Complete Revision.
G	May 14, 2007	Complete Revision. Revised document title to reflect that the stress test qualification requirements are failure mechanism based. Revised Sections 1, 1.1, 1.2.1, 1.2.2, 1.2.3, 2.3.1, 2.4.4, 2.5, 3.2, 3.2.3, 4.2, and 4.3, Figure 2, Tables 2 and 3, Appendix 2, Appendix 4A, and Appendix 4B. Added Sections 2.1.1, 3.1.1, Table 2 and 3 entries (test #D4, D5, E10, and E11), Appendix 6, and Test Method Q100-012. Deleted Table 2A.
Н	Sept. 11, 2014	Complete Revision. Revised Sections 1.2.1, 1.3.1, 1.3.3, 2.2, 2.3.1, 2.3.3, 2.4.1, 2.4.5, 2.5, and 3.2.3, Figure 2, Tables 1 and 2, Appendix 1, Appendix 4A, Appendix 4B, and Revision History. Added Revision Summary, Sections 1.2.4, 1.3.2, 1.3.4, 1.3.5, and 3.3, Table 2 and 3 entry (test #E12), Table 2 Legend (Note L), Tables A1.1 and A1.2, Appendix 7, Figures A7.1 and A7.2, and Table A7.1. Deleted Section 3.1.1, Table 2 and 3 entries (test #E2 and E8).
I	unreleased	see Rev. J
Ţ	<u>Aug. 11, 2023</u>	Complete Revision. Revised document title to clearly state the Automotive focus. Revised Table of Contents, Sections 1.2.1, 1.2.2, 1.2.3, 1.3.1, 1.3.2, 2.1.1, 2.4.1, 2.4.2, 2.5.1, 2.5.4, 2.5.5, 3.1, 3.3, 3.4, 4.2, 4.3, Table 2, Table 2 Legend, Table 3, Figure 3, Appendix 1, Appendix 2, Appendix 4, Appendix Template 4A, Appendix Template 4B, and Appendix 7. Added Revision Summary, Sections 1.3.6, 2.3, 3.6, and Figure 1. Deleted Section 1.2.4.